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Abstract
Packet classification is a core functionality of a wide variety of network systems
and services, such as firewalls, routers, and SDN switches. For many of these
systems, throughput is of paramount importance. Further important system traits
are dynamic updateability and high expressiveness in terms of rule set semantics.
However, the combination of several of these properties turns packet classification
into a hard problem in practice.
This work focuses on the design of classification systems and algorithms that
combine at least two of the abovementioned characteristics. To this end, the
concepts of hybrid systems and system specialization are employed to obtain
efficient approaches to the packet classification problem in three different domains:
generic classification algorithms, rule set transformation, and hardware-centric
architectures.
The contributions in the domain of generic classification algorithms are the Jit
Vector Search and the SFL (The Small, the Fast, and the Lazy) classification system.
Jit Vector Search improves upon existing techniques by specializing the utilized
search data structure on the installed rule set and by exploiting SIMD capabilities
of the underlying CPU, which results in near-optimal classification performance
at only slightly increased preprocessing times. In contrast, the SFL system is a
hybrid approach that combines a fast classification algorithm with a lightweight
update buffer to allow for high classification and update performance in dynamic
environments.
With respect to rule set transformation, the RuleBender technique is proposed,
which encodes decision tree structures into rule sets of practically used firewalls
with jump semantics. That way, the throughput of these systems can be improved
by an order of magnitude, while maintaining complex matching semantics.
Finally, the MPFC (Massively Parallel Firewall Circuits) approach is proposed,
which translates a given rule set into a tailor-made matching circuit that can be
implemented on an FPGA. The generated circuits are highly optimized and thus
significantly smaller than those of generic matchers. To mitigate MPFC’s biggest
drawback, namely the long preprocessing times, the hybrid Consul approach is
devised, which combines the tailor-made MPFC circuits with a generic matcher to
allow for dynamic rule set updates.
v
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Zusammenfassung
Paketklassifikation ist eine Kernfunktionalität vieler Netzwerksysteme und -dienste,
wie zum Beispiel Firewalls, Router und SDN-Switche. Für viele dieser Systeme
ist Durchsatz von höchster Bedeutung. Weitere wichtige Eigenschaften sind
dynamische Aktualisierbarkeit und hohe Ausdrucksfähigkeit bezüglich der Regel-
satzsemantik. Die Kombination dieser Eigenschaften macht Paketklassifikation zu
einem schwierigen Problem in der Praxis.
Diese Arbeit befasst sich mit dem Design von Klassifikationssystemen und -al-
gorithmen, welche mindestens zwei dieser Eigenschaften vereinen. Es werden
hybride Systeme und das Konzept der Systemspezialisierung verwendet, um ef-
fiziente Ansätze zum Paketklassifikationsproblem in drei Bereichen zu erarbeiten:
generische Klassifikationsalgorithmen, Regelsatztransformation und hardware-
basierte Architekturen.
Die Beiträge im Bereich der generischen Klassifikationsalgorithmen sind Jit Vector
Search und das SFL (The Small, the Fast, and the Lazy)-Klassifikationssystem.
Jit Vector Search verbessert existierende Techniken durch Spezialisierung der
Suchdatenstruktur auf den installierten Regelsatz und durch Nutzung von SIMD-
Fähigkeiten der zugrundeliegenden CPU, was in fast optimaler Klassifikations-
performanz bei kaum erhöhten Vorberechnungszeiten resultiert. Das hybride
SFL-System hingegen kombiniert einen schnellen Klassifikationsalgorithmus mit
einem kleinen Änderungspuffer, um sowohl hohe Klassifikations- als auch Aktuali-
sierungsperformanz zu ermöglichen.
Bezüglich Regelsatztransformationen wird die RuleBender-Technik vorgestellt,
welche Entscheidungsbäume in Regelsätze praktisch verwender Firewalls mit
Sprungsemantik kodiert. Somit kann der Durchsatz dieser Systeme unter Beibehal-
tung komplexer Regelsatzsemantik um eine Größenordnung gesteigert werden.
Schließlich wird der MPFC (Massively Parallel Firewall Circuits)-Ansatz vorgestellt,
welcher einen Regelsatz in einen auf einem FPGA implementierbaren maßgeschnei-
derten Matching-Schaltkreis übersetzt. Die generierten Schaltkreise sind hoch-
optimiert und deutlich kleiner als generische Matching-Schaltkreise. Um die
langen MPFC-Vorberechnungszeiten zu entschärfen, wird der hybride Consul-
Ansatz konzipiert, welcher die MPFC-Schaltkreise mit generischen Matching-
Schaltkreisen kombiniert, um dynamische Regelsatzänderungen zu ermöglichen.
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1Introduction
1.1 Motivation and Challenges
The discrimination of network packets plays a vital role in network infrastruc-
tures, as virtually any computing device connected to a network must be able
to distinguish between different types of network traffic: personal computers or
workstations often employ software firewalls such as iptables [167] for threat
protection, Quality of Service (QoS) routers inspect multiple packet header fields
in order to route and prioritize traffic [30], Software-defined Network (SDN)
switches forward packets based on information installed by a controller [73],
and Intrusion Detection Systems (IDSs) execute Deep Packet Inspection (DPI)
in order to detect malware in packet payloads [74, 139]. Despite their widely
different tasks and purposes, the abovementioned systems share the commonality
that their packet discrimination process is guided by a rule set. A rule set is a list
of different traffic classes to which network packets are mapped, such that the
system can decide the further treatment of the processed packets. For example,
a firewall needs to decide whether to accept or drop a packet, while a router
requires knowledge about the forwarding interface for an incoming packet. The
process of mapping packets to the corresponding class(es) in the rule set is known
as packet classification [61], and systems which conduct this task are called packet
classification systems.
Although packet classification is an old problem that has been extensively re-
searched since the 1990s [31, 62, 63, 76, 122, 127, 128, 146], it is still considered
a difficult problem from a practical perspective [83] due to a variety of require-
ments: first, packet classification systems should aim for a high classification
performance. If packets cannot be classified at least as fast as they enter the
classification system, the system might cause a bottleneck in the network, when
used as a middlebox or forwarding device. Second, packet classification systems
should be able to handle growing rule set sizes, as rule sets tend to grow rather
than to shrink in practice [137]. This is especially important for systems that
employ many fine-grained rules, such as SDN switches. Third, updates to the
rule set should be integrated quickly into the matching process. If this is not the
case, the system might become unresponsive or does not implement the desired
matching behaviour. Finally, some systems may require more complex matching
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semantics than typical subnet or range checks on certain packet header fields. For
example, many software-based firewalls are able to track connection states or even
execute arbitrary user-defined programs when inspecting incoming packets [165,
166, 172]. The difficulty of packet classification arises from the combination of
two or more of the abovementioned requirements: building a system that handles
thousands of rules with complex matching semantics while simultaneously exe-
cuting frequent rule set updates at runtime is significantly harder than to build a
system with just a few simple static rules.
1.2 Contributions
As packet classification is of high practical relevance for current network infras-
tructures, there exists a plethora of approaches and applications with respect to
specific classification aspects, both in terms of practical solutions as well as mostly
theoretical techniques. Among the well-known practical applications are firewalls,
routers, (SDN) switches, Internet Protocol Security (IPsec) appliances, Intrusion
Detection Systems, and packet filtering Virtual Machines (VMs) [94, 99]. Existing
approaches devised by the research community as well as practical applications
to the packet classification problem can roughly be grouped into the following
three categories: algorithmic classification techniques, rule set transformation, and
hardware-centric approaches. In this work, we1 contribute to each of the three
categories by proposing approaches that employ specialization techniques for
performance enhancements or combine two diametrically opposed ideas to hybrid
systems which provide the best traits of both worlds.
1.2.1 Algorithmic Classification Techniques
Algorithmic classification techniques focus on the traversal of generic search
data structures that are computed when a rule set is installed or updated in a
classification system. When a packet enters the classification system, the algorithm
traverses the precomputed data structure in order to detect which rules match
the packet. To achieve high classification performance, most existing algorithms
trade updateability for high lookup speed, i. e., they rely on sophisticated search
data structures that require high preprocessing times and large memory footprints
which in turn can quickly be traversed [31, 58, 62, 63, 76, 107, 115, 122,
137]. However, practical classification systems, such as iptables [167] or Open
vSwitch [105], instead use lightweight algorithms, such as Linear Search or Tuple
1In this work, first person plural pronouns such as “we” or “our” are used to refer to the single
author of this thesis in order to improve readability.
4 Chapter 1 Introduction
Space Search [127], which provide good update performance, but fall short in
terms of classification performance.
Here, we address this issue of diametrically opposed performance traits of clas-
sification algorithms by proposing two novel approaches. First, we present an
extension to the existing Bit Vector Search (BV) scheme [76] which we call Jit
Vector Search. Although the BV approach does not provide a canonical way to
implement dynamic rule set updates, it still provides reasonably fast update per-
formance at high lookup speed. By extending the BV algorithm with dynamically
generated machine code specific for the installed rule set and Single Instruction
Multiple Data (SIMD) instructions, we can significantly increase its matching
performance at moderate increases in preprocessing costs. That way, we are
close to the fastest existing classification algorithm Recursive Flow Classification
(RFC) [62] in terms of lookup speed, but avoid all of RFC’s drawbacks, namely
huge preprocessing times and memory explosions. Parts of the algorithmic ideas
behind Jit Vector Search are published in a co-authored work [1] (second author)
and in [17] (first author).
Second, we propose a generic hybrid classification system design we call The
Small, the Fast, and the Lazy (SFL). The SFL system implements an update wrapper
around an existing fast classification algorithm, such as RFC. Incoming rule set
updates are stored in an update buffer, which is propagated lazily into the fast
search data structure of the wrapped algorithm. We then use the update buffer
to adjust potentially outdated classification results from the fast search data
structure. As a result, incoming rule set updates immediately take effect and lead
to significantly lower deterioration in classification performance, as the search
data structure is not recomputed for every single rule set update. The main idea of
the SFL approach is published in [10] (first author).
1.2.2 Rule Set Transformation
Rule set transformation refers to the process of altering a rule set towards a
specific goal, typically while preserving the rule set’s semantics. Existing rule set
transformation techniques aiming to improve system performance often target
the reduction of the rule set size [49, 52, 71, 84, 86, 88] to reduce the memory
footprint of the underlying search data structure. On Central Processing Unit
(CPU)-based classification systems, this can result in a faster traversal of the search
data structure, while on special purpose matching hardware, memory modules can
be utilized more effectively. However, existing general purpose multidimensional
rule set reduction techniques, such as [49, 71, 84, 88], are not particularly well
suited to improve the performance of linear-search-based software firewalls such
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as iptables [167], nftables [168], or ipfw [165]. First, reducing the size of a
rule set that is searched linearly still results in a system that exhibits slow linear
lookup speed. Second, many of these systems provide complex match semantics,
which is not supported by existing rule set transformators.
In order to improve the performance of the abovementioned firewall systems, we
propose the rule set transformation technique RuleBender. Instead of aiming to
shrink a rule set’s size, RuleBender deliberately increases it by encoding decision
tree search data structures [63, 107] into the rule set itself. To this end, RuleBen-
der exploits a widely implemented feature within firewalls, namely the concept of
jump actions. A jump action redirects the matching flow during a classification to a
different position in the rule set, which is the key feature that enables the decision
tree encoding. The RuleBender technique can improve the matching performance
of existing systems by an order of magnitude, and furthermore supports rule
sets with a variety of complex checks. Moreover, RuleBender can be combined
with existing minimization-based approaches to a hybrid transformator, which
can further improve the achievable throughput, provided that the transformation
target does not heavily rely on complex checks. The presented RuleBender approach
is published in [11] (first author), earlier ideas that finally led to RuleBender are
published in [13] (first author) and [12] (first author).
1.2.3 Hardware-centric Approaches
Hardware-centric approaches rely on dedicated matching hardware, such as
Application-specific Integrated Circuits (ASICs) like Ternary Content-addressable
Memorys (TCAMs) [66] or Field-programmable Gate Arrays (FPGAs). They de-
liver line rate classification by taking advantage of SIMD circuitry, pipelined
parallelism, and massive memory bandwidths. Especially FPGAs provide attrac-
tive implementation platforms for high speed classification systems, as they can
be easily and arbitrarily often (re)configured and avoid the expensive manufac-
turing process required for function-fixed ASICs. Accordingly, many classification
approaches have been proposed and evaluated on FPGAs, most of which exhibit a
strict separation between the memories that store the search data and the actual
matching circuitry [56, 68, 69, 109, 125].
In this work, we argue that this separation of search data structure and match
logic gives away a fundamental advantage that FPGAs have over ASICs, namely
their reconfigurability. We therefore present the Massively Parallel Firewall Circuit
(MPFC) approach, which translates a specified rule set into a corresponding
tailor-made matching circuit that is used to configure the matching semantics
into the FPGA. Due to the fact that the MPFC circuits solely consist of matching
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logic specifically crafted for a single rule set, they can be heavily optimized. As
such, the MPFC circuits require significantly fewer hardware resources than a
comparable on an FPGA implemented generic matching circuit that relies on
configuration memories for the search data structure. The idea behind specialized
matcher generation is published in [14] (first author), [15] (first author), [9] (first
author), and [8] (first author).
However, as every rule set change with the MPFC approach requires a costly
rebuild of the FPGA configuration, we propose to use a hybrid matching pipeline.
This hybrid approach contains hardwired and thus highly optimized MPFC match-
ing circuits, and additionally utilizes an existing generic matching approach with
support for dynamic rule set changes at runtime. The resulting circuitry combines
the advantages of both approaches, because its hardware resource footprint is still
lower than a purely generic approach, while it provides viable update capabilities.
Furthermore, the proposed hybrid matching circuit protocol is not limited to the
usage of MPFC, but can also be applied to combine multiple generic matchers
with different traits and strengths. The approach of hybrid matching pipelines is
published in a co-authored work [2] (second author).
1.3 Outline
Before we dive into the details of the abovementioned techniques, we begin with
a formal introduction to the packet classification and rule set transformation prob-
lems in Chapter 2 in order to pave the ground for the remainder of this work. We
then turn our attention to algorithmic packet classification techniques, including
both related work and the proposed Jit Vector Search and SFL approaches, which
are presented in Part I. Subsequently, we move on to the proposed RuleBender
algorithm, which is described in Part II alongside existing related techniques. Next,
we describe the concept of specialized matching circuit generation, the idea of
hybrid matching pipelines, and existing generic approaches in Part III. Finally, we
conclude this work with the Epilog.
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2Problem Statement
In this chapter we introduce the main challenges addressed in this thesis, namely
the Packet Classification Problem and the Rule Set Transformation Problem. We
begin with an informal introduction of packet classification in Section 2.1 in order
to establish a general understanding of the core concepts we are concerned with.
In Section 2.2, we formally introduce the notion of packets, rule sets, and system
states to pave the ground for the subsequently given problem statements. We
define the Geometric Packet Classification Problem in Section 2.3, as it represents
the core of the abovementioned problems. Subsequently, we move on to the
Complex Packet Classification Problem in Section 2.4, and finally focus on the
Rule Set Transformation Problem in Section 2.5.
2.1 Packet Classification: Use Cases and
Relevance
In general, packet classification refers to the process of distinguishing between in-
coming network packets on behalf of certain data fields within these packets [61].
The specific set of fields taken into consideration depends on the regarded use
case: for example, link layer switches and Internet Protocol (IP) routers typi-
cally perform single-field packet classification by forwarding packets through the
inspection of either the destination Media Access Control (MAC) or IP address,
respectively. In contrast, network firewalls and OpenFlow switches [97] often use
multiple header fields for packet discrimination. Often regarded fields are MAC
and IP addresses, protocol numbers, or fields specific to transport layer protocols
like Transmission Control Protocol (TCP) or User Datagram Protocol (UDP), such
as ports. Also, applications like intrusion detection/prevention systems [104,
113] or application level gateways may additionally inspect the message payload
carried by the packet under discrimination. Finally, some classification systems
Our definition of the packet classification problem is inspired by the classic description given
in [61], which we further extend by the definition of complex checks based on the author’s
previous (co-authored) works [3, 6]. Finally, the notation of the Rule Set Transformation
Problem has its roots in the publications by Liu et al. [84, 88] with respect to rule set size
reduction as well as in previous first-authored publications [11, 13].
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Fig. 2.1: Classification systems dispatch incoming traffic based on an installed rule set.
may use some form of state stored on the classification machine as an additional
input criterion to process incoming packets. For instance, a firewall often uses
state tables to track network connections.
Although the abovementioned systems serve different purposes in IP networks,
e. g., forwarding, access control, or attack prevention, they have in common that
the packet distinction process is guided by a previously installed policy or rule
set. These rule sets, often specified by a system administrator or also composed
programmatically, map incoming network packets into distinguished traffic classes
or flows. These flows are typically treated differently by the classification system,
as depicted in Figure 2.1. To this end, a rule set specifies a sequence of filters or
rules that each formally define a corresponding traffic class by narrowing down
the set of allowed packet types. Furthermore, each rule provides an action to be
executed for every packet that falls into the defined traffic class. For each incoming
packet, the task of the underlying classification engine is to identify the packet’s
traffic class based on the installed rule set. Subsequently, the action assigned to
this specific class through corresponding rules in the rule set is executed.
For example, a classical perimeter firewall rule set, as illustrated in Table 2.1, will
in most settings distinguish between at least two major traffic classes: legal and
illegal packets [155, 59, 164]. Legal packets, such as Hypertext Transfer Protocol
(HTTP) or Domain Name System (DNS) requests from inside of a company and
the corresponding server responses, are forwarded across network boundaries,
which is implemented by the rules R1 to R4. In contrast, packets considered
illegal are either silently dropped or rejected by the firewall, as specified by the
entirely wildcarded rule R5. Note that we assumed in the example that rules
are prioritized, and that a rule Ri’s priority decreases with an increasing index i.
Accordingly, for two rules Ri and Rj , Ri is more highly prioritized than Rj if i < j.
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Nr. / Source Destination Source Destination Transport Complex
Priority subnet subnet port port protocol check Action
R1 54.17.102.0/24 * * 80 TCP
Add Acceptconnection
R2 * 54.17.102.0/24 80 * TCP
Check Acceptconnection
R3 54.17.102.0/24 8.8.8.8/32 * 53 UDP - Accept
R4 8.8.8.8/32 54.17.102.0/24 53 * UDP - Accept
R5 * * * * * - Reject
Tab. 2.1: An example firewall rule set (’*’ denotes a wildcard).
Therefore, in the example rule set, every packet that is not explicitly accepted
within the first four rules is ultimately rejected by the firewall.
Having seen a practical example of packet classification, we formally introduce
the different problems as well as the notation used throughout this thesis in the
remainder of this section.
2.2 Fundamental Definitions
2.2.1 Packets, Packet Space, and Header Space
For a given Maximum Transmission Unit (MTU) [178], we define a network packet
p ∈ PMTU (2.1)
as a sequence of at most MTU-many bytes, with
PMTU (2.2)
being the packet space set of all possible network packets with at most MTU-many
bytes. We assume that a certain portion of a packet p’s byte sequence is used to
represent the integer header values hp within their respective header field domains
hp :=
(︁
hp1 ∈ H1, . . . , hpd ∈ Hd
)︁
, (2.3)
while all remaining bytes form the message payload mp. Thus, the packet p can be
regarded as a tuple
p := (hp,mp). (2.4)
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According to the typical IP packet composition [179], we define the header field
domains Hj as intervals of non-negative integers with
Hj :=
[︂
0, 2Yj − 1
]︂
with Yj ∈ N. (2.5)
We denote the crossproduct of the header field domains as the header space
H := H1 × . . .×Hd. (2.6)
Furthermore, let A be a set of actions, such as ACCEPT or DROP. Additionally, we
define the Boolean space B as
B := {true, false}. (2.7)
2.2.2 Rules and Rule Sets
We consider a rule set R of size n to be an ordered list of n rules R1, . . . , Rn, which
we write as
R := ⟨R1, . . . , Rn⟩. (2.8)
For rule sets that consider network packets with at most MTU-many bytes, we
define the set of all possible rule sets as
SMTU. (2.9)
Although we do not consider rule sets as sets in the strict mathematical sense, as
we allow duplicate elements and also require the abovementioned ordering of
rules, we will use some notations typically used for sets in the remainder of this
work for purposes of clarity and brevity. For example, we write
|R| (2.10)
to refer to rule set R’s size, i. e., the number of rules within R. Similarly, we use
the notation
R ∈ R (2.11)
to indicate that the rule R exists in R = ⟨R1, . . . , Rn⟩, i. e.,
∃i ∈ {1, . . . , n} : Ri = R. (2.12)
We model a rule R as a (d+ 2)-tuple
R := (g1, . . . , gd, c, a) . (2.13)
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Here, R consists of d geometric checks gj , a complex check c, and an action a. In
essence, the checks gj and c determine whether a rule R matches an incoming
packet. The exact definition of checks as well as their match semantics are defined
in the subsequent sections 2.3 and 2.4, respectively. A rule’s action a specifies the
operations that are carried out by the classification system in case of a matching
rule. For example, common actions like DROP or ACCEPT will either discard or
accept an incoming packet, and terminate the classification process. Other actions
like JUMP or LOG do not assign a verdict to the packet, but instead alter the
classification system’s state by redirecting the classification flow or writing log
files. Accordingly, we define the set of all possible actions that may be executed
by a specific classification system by
A := Aterm ∪ Anonterm. (2.14)
We defineAterm as a set of terminal actions that terminate the classification process
and assign a verdict to the packet, such as DROP or ACCEPT. Also, we define
Anonterm as a set of non-terminal actions which do not end the classification process
and also do not assign a verdict to the packet, such as LOG or JUMP. Instead, non-
terminal actions may cause side effects or state changes within the classification
system, e. g., in order to redirect the classification flow or to create log entries.
2.3 The Geometric Packet Classification
Problem
In this section we introduce the Geometric Packet Classification Problem (GPCP)
based on the notion of actions, rules, and geometric checks. Generally, geometric,
or stateless, packet classification allows the filtering of network packets on the
basis of selection predicates [101], which are applied to certain parts of the packet
header. We refer to these predicates by the term geometric check.
The geometric checks gj are functions
gj : Hj → B (2.15)
that verify whether the jth header value hpj of a packet p fulfills a certain matching
condition. More specifically, we assume that every gj is either an equality check
gj(hj) := (hj = x) with x ∈ Hj , (2.16)
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a prefix check
gj(hj) := (hj ∈ x/y) with x ∈ Hj and y ∈ [0, Yj ] , (2.17)
or a range check
gj(hj) := (hj ∈ [x, y]) with x, y ∈ Hj . (2.18)
The idea behind equality and range checks is straightforward: an incoming header
value h is equality-tested either against a single value x, or range-tested against
an interval [x, y]. Prefix checks, on the other hand, test whether a header value
h’s y leftmost bits are equal to the y leftmost bits of a value x. For example, in
the header space domain H =
[︁
0, 23 − 1]︁, the prefix check g = (6/2) = (1102/2)
verifies whether the first two bits of a header value are set. g can therefore be
also written as the regular expression 11* (’*’ refers to 1 or 0), which we call the
ternary representation of the prefix check g.
We say that a geometric check gj matches the header field hj iff gj(hj) = true.
Equality checks, prefix checks, and range checks are the most common tests used
in packet classification systems [31, 72, 127]. While prefix checks are typically
used for IP address fields, range and equality checks are most often applied on
transport layer ports, protocol fields, or MAC addresses [109].
An important property of geometric checks is the fact that they can always be
viewed as a hyperrectangle in a d-dimensional space, which, in our case, is the
header space H. Note that, although we defined three types of geometric checks,
each geometric check can be represented as a range check and therefore as an
interval. For instance, an arbitrary equality check hj = x can be represented by
the range check hj ∈ [x, x]. Likewise, an Internet Protocol Version 4 (IPv4) prefix
check
hj ∈ x/y with x ∈
[︂
0, 232 − 1
]︂
and y ∈ [0, 32] (2.19)
is equivalent to the range check
hj ∈
[︄⌊︃
x
232−y
⌋︃
· 232−y,
⌊︃
x
232−y
⌋︃
· 232−y +
(︂
232−y − 1
)︂]︄
. (2.20)
Accordingly, for a given rule R = (g1, . . . , gd, c, a) = ([x1, y1] , . . . , [xd, yd] , c, a),
we define B(R) as the hyperrectangle (or box representation)
B(R) := [x1, y1]× . . .× [xd, yd] . (2.21)
Thus, in geometrical terms, a rule’s box representation can be considered a d-
dimensional rectangle, as sketched for the three-dimensional rule R = ([x1, y1] ,
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Fig. 2.2: Representing a rule with three geometric checks as a hyperrectangle.
[x2, y2] , [y3, y3] , c, a) in Figure 2.2. In fact, this property is an essential ingredient
for certain classification algorithms and preprocessing techniques, as we will see
in Part I and Part II.
Note that, while every geometric check can be represented as a range check, not
every range check can natively be represented by a prefix check. For instance, in
the header space domain H = [0, 3], the range check g = (h ∈ [1, 3]) has no direct
prefix check equivalent. Since g matches the binary integers 01, 10, and 11, there
exists no prefix check that exactly matches on these numbers. Instead, two prefix
checks g′ = (h ∈ 1/2) = 01 and g′′ = (h ∈ 2/1) = 1* are required to represent
the same matching behaviour as g, because g′ matches only 01 and g′′ matches
only 10 and 11. Because some classification approaches [114, 127] require all
geometric checks within a rule set to be represented as prefix checks, we say that
a rule R is in prefix format if every geometric check gj is either a prefix check or
an equality check.
We define the geometric match function γR for a rule R with
γR : H → B (2.22)
and
γR (hp) :=
d⋀︂
j=1
gj
(︂
hpj
)︂
. (2.23)
According to its definition, a rule R’s geometric match function γR determines
for a given packet p whether all of p’s header values match the corresponding
geometric checks. For a given packet p and a rule R, we call γR (hp) the geometric
match result of R for p.
Having introduced the notion of geometric match functions, we now define the
Geometric Packet Classification Problem in Problem 2.1. The general goal of the
geometric packet classification problem is to lookup the most highly prioritized
rule Ri∗ in a rule set and extract, if such a rule exists, the corresponding terminal
action ai
∗
for an incoming packet p. If no matching rule exists, we use the no-
match symbol ϵ to indicate this circumstance. In either case, the result of the
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GEOMETRIC PACKET CLASSIFICATION PROBLEM
Given: · Rule set R = ⟨R1, . . . , Rn⟩
· Packet p ∈ PMTU
· Terminal action set Aterm
· No-match symbol ϵ
Searched: The verdict vp ∈ Aterm ∪ {ϵ}
with
vp =
⎧⎪⎪⎨⎪⎪⎩
ai
∗
, if ∃i∗ ∈ {1, . . . , n} : γRi∗ (hp)∧
(∄i ∈ {1, . . . , i∗ − 1} : γRi (hp))
ϵ, otherwise
Problem 2.1: The Geometric Packet Classification Problem.
lookup is stored in the verdict vp, which is used by the classification engine in
order to determine the fate of the packet p. We define the function
fGPCP : SMTU × PMTU → Aterm ∪ {ϵ} (2.24)
with
fGPCP (R, p) := vp. (2.25)
to implement the semantics of Problem 2.1.
The above definition describes a single-match classification problem, which finds
at most one matching rule. Single-match classification must not be confused with
multi-match classification, which seeks to compute all matching rules, not only the
most highly prioritized one [148]. In the reminder of this work, we will always
refer to single-match classification, if not mentioned otherwise. Furthermore, we
always assume that a rule Ri is more highly prioritized than a rule Rj if i < j, i. e.,
we assume first match semantics. This stands in contrast to some practically used
firewall systems, such as [172], which prioritize rules with a higher index (last
match semantics). However, our definition of the packet classification problem can
still be applied to those systems, as it is always possible to convert rule sets with
last match semantics to equivalent rule sets with first match semantics [149].
Note that the GPCP is based entirely on geometric checks defined within a rule set,
and does neither utilize an incoming packet’s payload nor a stored machine state
to reach a decision. Especially, the complex checks that are defined in the rules are
not used. Hence, the problem describes the classical stateless packet classification
process [115], and as such, we permit only terminal actions in the GPCP that
do not cause side effects. Also note that the GPCP is similar to the Planar Point
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Location Problem [119], which maps a point in a plane to its enclosing polygon.
However, the GPCP is only equivalent to the Planar Point Location problem if the
rules’ box representations do not intersect with each other.
Although the geometric packet classification problem is less expressive in terms of
matching semantics than the Complex Packet Classification Problem, as described
in Section 2.4, approaches to geometric packet classification are at the heart of a
plethora of existing classification systems, including firewalls, Intrusion Detection
Systems (IDSs)/Intrusion Prevention Systems (IPSs), and Internet Protocol Secu-
rity (IPsec) gateways [177, 74, 115]. Furthermore, certain techniques to quickly
solve the geometric packet classification problem can be generalized to also effi-
ciently tackle classification on more complex rule sets, which we demonstrate in
Part II.
2.4 The Complex Packet Classification Problem
There exist situations where the sole use of geometric checks is not expressive
enough in order to model certain kinds of more complex filtering behaviour. An
example for such a situation can be seen in rules R1 and R2 in Table 2.1: here,
the intention is to prevent arbitrary TCP packets with source port 80 to enter
the 54.17.102.0/24 subnet. Instead, the classification engine requires that a
corresponding connection state entry has been created previously by an outgoing
packet that matched rule R1. Such a connection entry typically stores at least
a timestamp of the last seen packet in this connection as well as the four-tuple
of source and destination addresses/ports. That way, incoming packets only
match rule R2 if the connection has not expired and if they have been explicitly
requested previously. Other examples for complex matching requirements are
string matching within a packet’s payload or load balancing on the basis of packet
counters or random numbers.
Here, for a classification system running on an underlying machine configured with
a rule set R, we denote the set of all possible classification-relevant states stored
on the machine by Σ. Examples for classification-relevant states are connection
tables, packet counters, the state of a random number generator, and generally
any further information that is utilized in the classification process for a given
packet using the rule set R. In order to also model complex checks for a rule Ri,
we define Ri’s complex check ci as
ci : PMTU × Σ×B→ B× Σ (2.26)
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with
ci
(︂
p, σpi−1, γRi (hp)
)︂
:= (β, σpi ) . (2.27)
and
p ∈ PMTU : the current packet
σpi−1 ∈ Σ : the classification-relevant state before the
execution of ci
γRi (hp) ∈ B : the geometric match result of Ri for p
β ∈ B : the match result of the complex check ci
σpi ∈ Σ : the classification-relevant state after the
execution of ci
(2.28)
In contrast to geometric checks, ci may use not only a packet p’s header values,
but also p’s payloadmp, the relevant state information σpi−1, and the match results
of R′is geometric checks γ (hp) ∈ B to reach a match result. Also, a complex
check may change the classification-relevant state of the classification system.
We define σpi−1 ∈ Σ as the classification-relevant state that is accessible to the
classification system immediately before executing the complex check ci of rule
Ri on the packet p. Furthermore, we refer to σ
p
i ∈ Σ as the classification-relevant
state immediately after the execution of ci. Analogously to geometric checks, we
say that a complex check ci matches a packet p iff β = true with
ci
(︂
p, σpi−1, γRi (hp)
)︂
= (β, σpi ) . (2.29)
Note that σi−1 does not necessarily have to differ from σ
p
i .
We now define two subclasses of complex checks that are required in the remainder
of this thesis, namely stateless complex checks and match-based complex checks. A
complex check ci is referred to as a stateless complex check if ci never alters the
classification-relevant state. Also, we say that a complex check ci is match-based,
if it may only change the classification-relevant state if (1) all geometric checks
evaluate to true, and (2), if the complex check itself matches the regarded packet,
i. e.,
σi−1 ̸= σi ⇒ γRi (hp) ∧ β. (2.30)
Examples for complex tests that can be implemented with match-based complex
checks are string searches in packet payloads or connection tracking. In contrast,
a complex check that uses a random number generator to randomly match is not
match-based, because the generator’s state changes also in the no-match case.
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For a rule Ri that does not specify a complex check, we model the complex check
ci as a function cid with
cid : PMTU × ΣM ×B→ B× Σ (2.31)
and
cid (p, σ, γRi (hp)) := (true, σ) ∀ (p, σ, γRi (hp)) ∈ PMTU × ΣM ×B (2.32)
that does not change any classification-relevant state with the complex match
decision true.
We refer to a rule R with
R = (g1, . . . , gd, cid, a) (2.33)
as a geometric rule, for which we also use the shorthand notation
R = (g1, . . . , gd, a) . (2.34)
Otherwise, R is referred to as a complex rule. Likewise, we call a rule set R a
geometric rule set if every rule in R is a geometric rule, i. e., iff
∀i ∈ {1, . . . , n} : ci = cid. (2.35)
Otherwise, we call R a complex rule set.
Finally, a rule Ri’s complex match function κRi is defined as
κRi : PMTU × Σ→ B (2.36)
with
κRi
(︂
p, σpi−1
)︂
:= γR (hp) ∧ β (2.37)
and
(β, σpi ) = ci
(︂
p, σpi−1, γR (hp)
)︂
. (2.38)
In essence, a rule R’s complex match function determines whether an incoming
packet matches R with respect to R’s geometric checks as well as R’s complex
check.
With a proper definition of complex checks, we are now able to extend the GPCP
to the Complex Packet Classification Problem (CPCP), as defined in Problem 2.2.
The major difference between these problems are the matching semantics and
the handling of classification-relevant states. In contrast to the GPCP, the CPCP
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COMPLEX PACKET CLASSIFICATION PROBLEM
Given: · Rule set R = ⟨R1, . . . , Rn⟩
· Packet p ∈ PMTU
· Action set A = Aterm ∪ Anonterm
· No-match symbol ϵ
· Initial classification-relevant state σp0
Searched: The tuple (verdict vp ∈ A ∪ {ϵ}, new state σp∗)
with
vp :=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎩
ai
∗
, if ∃i∗ ∈ {1, . . . , n} : κRi∗
(︂
p, σpi∗−1
)︂
∧
ai
∗ ∈ Aterm ∧
(∄i ∈ {1, . . . , i∗ − 1} : κRi
(︂
p, σpi−1
)︂
with ai ∈ Aterm)
ϵ, otherwise
and
σp∗ :=
{︄
σpi∗ , if vp ̸= ϵ
σpn, otherwise
Problem 2.2: The Complex Packet Classification Problem.
includes the execution of complex checks as well as non-terminal actions, which
may both lead to potential state changes. Note that the CPCP allows multiple
matching rules, as long as only the last matching rule defines a terminal action.
Analogously to the function fGPCP, we define the function
fCPCP : SMTU × PMTU × Σ→ (A ∪ {ϵ})× Σ (2.39)
with
fCPCP (R, p, σp0) := (vp, σp∗) . (2.40)
to implement the semantics of Problem 2.2.
It is important to distinguish between the CPCP and the GPCP because not every
classification algorithm suited for the GPCP is also able to solve the CPCP. The
same holds for rule set transformation approaches: in Part II we will present a
novel rule set optimization technique that, in contrast to related work, is able to
not only optimize geometric rule sets, but also complex rule sets when match-
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based complex checks are used. In order to ease notation in the remainder of this
work, we define the rule set decision function fR as
fR (p, σp0) :=
⎧⎨⎩fGPCP (R, p) , if R is a geometric rule setvp, with (vp, σp∗) = fCPCP (R, p, σp0) if R is a complex rule set.
(2.41)
Also, we will abbreviate fR (p, σ) to fR (p), whenever σ = σp0 , thereby treating σ
p
0
as a default parameter to σ.
2.5 The Rule Set Transformation Problem
All major classification systems, from plain packet forwarding engines over fire-
walls to complex IDSs, have in common that they discriminate packets on the
basis of an installed rule set. In this section, we introduce the concept of rule
set transformations, which take a specified input rule set and generate a corre-
sponding output rule set. The need for rule set transformations can arise from
a variety of reasons, which we briefly motivate before we dive into our formal
definition of the Rule Set Transformation Problem. Depending on the underly-
ing implementation platform, a classification system’s performance may heavily
depend on the structure and/or the size of the utilized rule set. For example,
software-based systems typically provide better matching speed when fewer rules
have to be tested at runtime, as the rules’ checks are in many cases executed in a
sequential manner [88, 115]. Even systems that do not employ a classification
algorithm with sequential components often profit from smaller rule sets, as they
may reduce the size of the utilized search data structure [62]. Furthermore, cer-
tain matching algorithms and/or implementation platforms require rule sets to be
represented in a certain format, as the underlying search data structure may only
implement specific kinds of checks. For instance, Ternary Content-addressable
Memory circuits only support rule sets in prefix format [114]. Finally, from an
administrative point of view, it may be useful to detect and remove redundant
rules from a rule set in order to increase an administrator’s understanding of the
rule set [71]. This, in turn, reduces the risk of misconfigurations and potential
security issues [85].
In this work, we are solely concerned with semantics-preserving rule set transfor-
mations, as depicted in Figure 2.3. As the name suggests, a semantics-preserving
transformation of a rule set R generates a rule set R′ with the same matching
semantics. Consider a given transformation function
t : KMTU ⊆ SMTU → SMTU (2.42)
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Fig. 2.3: Executing a semantics-preserving rule set transformation.
that maps an input rule set R to an output rule set R′ with
t (R) = R′. (2.43)
We say that t is a semantics-preserving transformation function if for any given
sequence of packets ⟨p1, . . . , pk⟩ ∈ P kMTU the following condition holds:
∀i ∈ {1, . . . , k} : fR (pi) = ft(R) (pi) . (2.44)
As rule set transformation functions may only be able to operate on a subset
KMTU ⊆ SMTU, we restrict ker t to KMTU.
Of course, rule set transformations are typically executed to achieve a certain goal
with respect to the input and output rule sets. For example, a rule set minimization
transformation aims to compute an output rule set R′ from an input rule set R,
such that |R′| ≤ |R|. In order to model the goal of a transformation function, we
define a rule set property πSMTU as a function
πSMTU : SMTU ×SMTU → B. (2.45)
A rule set property encodes the goal of a transformation process by mapping
a tuple (R,R′) into the Boolean space. If πSMTU (R,R′) = true, the rule set
transformation was executed successfully, otherwise it failed.
Using semantics-preserving transformation functions and rule set properties, we
now define the Rule Set Transformation Problem (RSTP) in Problem 2.3. Note
that, from a practical point of view, it may not always be possible to compute the
verification result πSMTU (R,R′). For example, when it comes to the removal of
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RULE SET TRANSFORMATION PROBLEM
Given: · Rule set property πSMTU
· Subset KMTU ⊆ SMTU
Searched: A semantics-preserving
transformation function
t : KMTU → SMTU
with
πSMTU (R, t(R)) = true
∀ R ∈ KMTU
Problem 2.3: The Rule Set Transformation Problem.
redundant rules from a rule set with arbitrary complex checks, πSMTU (R,R′) is
not decidable [111].
An example for a rule set property used in the remainder of this thesis is the
function
πSMTU(R,R′) := |R′| ≤ |R|. (2.46)
The abovementioned property demands that the size of the transformed rule set
R′ is smaller or equal to the size of the original rule set R, which is the idea
behind rule set reduction techniques [49, 71, 84, 88].
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Part I
Classification Algorithms

3Introduction
Algorithmic packet classification is the most prevalent form of network packet
classification in today’s computing infrastructure, as it is done by virtually any com-
puter capable of network packet processing. Most of these devices use common
off-the-shelf Central Processing Units (CPUs) and Random-access Memory (RAM)
components as their underlying computing hardware, and as such, rely on generic
algorithmic problem solving techniques rather than on specialized hardware
components for most tasks. Of course, the packet processing and classification
requirements are straightforward for most systems, as they simply need to accept
incoming packets and transmit outgoing packets. However, when it comes to dedi-
cated software routers, switches, perimeter firewalls, or IDS/IPS, the performance
of network packet classification is of paramount importance, as entire subnets
with hundreds or thousands of machines may be bottlenecked by those systems.
Such a scenario is sketched in Figure 3.1. Besides the raw packet classification
performance, several other metrics, such as rule set update speed or data structure
memory footprint, can, depending on the classification scenario, be of equal or
even higher importance [105].
Accordingly, the research community has proposed a wide variety of classification
algorithms, which range from hash- and cache-based approaches [127, 128] over
multi-dimensional decision trees [63, 83, 107, 115, 122, 137, 146] to table-
and decomposition-based algorithms [31, 58, 62, 76, 81, 147]. Most of these
techniques mainly focus on classification performance at the cost of high memory
requirements and long preprocessing times [58, 62, 63, 107, 122, 147], which
can lead to unresponsive classification systems or even failed search data structure
creation attempts [81, 83]. Especially the fastest existing classification algorithm
The first version of the Jit Vector Search approach, as presented in Chapter 5, was prototyped in
Samuel Brack’s bachelor’s thesis [21], which was supervised by the author and subsequently
published [1] as co-author. The (A)JV Search presented in this work is an evolution of the initial
Jit Vector Search and improves it by faster lookups in small dimensions and by employing Single
Instruction Multiple Data (SIMD) instructions for faster vector processing. Parts of (A)JV’s
dynamic code generation backend were implemented by Michael Offel, who was a student
assistant in Björn Scheuermann’s group.
The proposed SFL algorithm, as presented in Chapter 6, was first prototyped in Samuel Brack’s
master’s thesis [20], which was supervised by the author, and subsequently published [10] in
a first-authored publication. Large parts of SFL, as used in the evaluation, were implemented
by Samuel Brack during his master’s thesis. Although not directly related to the SFL approach,
Wladislaw Gusew’s CATE framework, which was developed in his master’s thesis [22] (supervised
by the author) and later published [7] as co-author, was a strong inspiration for the SFL design
with respect to interface and modularity.
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Fig. 3.1: Sketch of a subnet consisting of many host systems whose in- and outbound
traffic is processed by a perimeter classification system (e. g., a firewall), which
may bottleneck the traffic in case of poor classification performance. (Parts of
this figure were created by the author during his regular work at genua GmbH
and are used in this work with genua’s permission.)
Recursive Flow Classification (RFC) [62], which classifies packets regardless of
the rule set size in constant time, suffers from memory explosions and huge
preprocessing times [58, 81]. On the other hand, the highly updateable and
dynamic Tuple Space Search and Linear Search algorithms often do not meet line
speed requirements, as the per-packet processing overhead can significantly rise
with growing rule set sizes [105, 122].
In this part, our goal is to find classification approaches which provide both high
classification performance as well as quick search data structure modifications.
We begin by proposing an extension to the existing (Aggregated) Bit Vector Search
algorithm [31, 76], that breaks up the typically strict separation between search
data structure and algorithm implementation by specializing the algorithm’s im-
plementation on a specific rule set. To this end, we employ dynamically generated
machine code whenever the rule set changes in order to improve the classification
performance while avoiding too high preprocessing costs. Moreover, we further
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augment the search algorithm by exploiting the SIMD capabilities of current CPUs
to further accelerate lookups at practically no additional memory or preprocess-
ing overhead. The resulting rule set- and CPU-specialized (A)BV Search, which
we call (Aggregated) Jit Vector Search ((A)JV), significantly outperforms existing
approaches except for RFC, and does not suffer from any of RFC’s abovemen-
tioned problems. As such, (A)JV Search is well suited for practical use cases, as
it inherits the exactly predictable quadratic preprocessing duration and memory
footprints from (A)BV Search, significantly accelerates lookups, and provides
further improvement potential with developing SIMD capabilities of common
CPUs.
Although the (A)JV algorithm provides good classification performance at com-
paratively short data structure preprocessing times, it still needs quadratic time
for rule set updates due to its non-incremental search data structure. In fact, most
existing fast classification algorithms utilize data structures that do not support
incremental updates at all [62, 147] or may suffer from severe data structure
deteriorations in case of dynamic updates [63, 107, 122, 137]. Especially in the
case of decision tree algorithms, the initial preprocessing phase to compute the
search tree(s) is well understood, but most approaches do not provide techniques
for partial updates [63, 107, 122, 137]. Although one recent algorithm, namely
CutSplit [82], seems to provide low preprocessing times, its classification perfor-
mance is neither compared to RFC [62] nor to (A)BV [31, 76], which we find in
our evaluation (Section 5.4) to be the fastest classification algorithms. Moreover,
another publication [83] hints that CutSplit often provides lower lookup speed
than the basic HiCuts [63] scheme (to which the CutSplit publication does not
compare), which is significantly outperformed by RFC and (Aggregated) Bit Vector
Search, as shown in Section 5.4.
On the other hand, existing dynamically updateable algorithms, such as Linear
Search and Tuple Space Search [127], can process rule set changes quickly in
linear time, at the cost of significantly lower lookup performance [61, 105]. Thus,
we ask the question: is it possible to design a generic classification algorithm that
provides high classification performance and quick rule set updates at the same time?
In order to answer this question, we propose the SFL classification system, which
wraps the search data structure of an existing classification algorithm to allow for
delayed, or lazy, search data structure recomputations. At the same time, however,
each issued rule set update is still taken into account during the classification
process, such that no outdated classification results are computed. Using this
technique, the SFL approach can reach peak classification performance in static
classification setups, such as perimeter firewalls, and still provide incremental
update capabilities, which is particularly important in dynamic environments,
such as Software-defined Networks (SDNs) [105].
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The remainder of this part is structured as follows: in Chapter 4, we review existing
classification algorithms in detail. Subsequently, we present the (Aggregated) Jit
Vector Search in Chapter 5, and then move on to the hybrid SFL approach, which
we describe in Chapter 6. Finally, we summarize this part in Chapter 7.
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4Related Work
Since the late 1990s, a wide variety of different packet classification schemes
have been proposed, both in generic variants for nearly arbitrary underlying
hardware platforms, as well as hardware-centric approaches. In this chapter,
we focus on existing generic classification algorithms, as they form the vantage
point for the proposed Jit Vector Search and SFL techniques. Due to the large
number of existing schemes, we mostly limit ourselves to classification approaches
that are vastly present in the relevant literature [61, 131]. However, for every
algorithm we discuss in detail, we will point out to existing related approaches
when appropriate. Furthermore, we loosely follow Taylor’s taxonomy [131]
of classification approaches into exhaustive searches, decomposition techniques,
decision tree schemes, and tuple space search by providing examples for each of
these algorithm families.
We begin our overview with a description of Linear Search in Section 4.1, the
most basic exhaustive search technique. Subsequently, we depict Tuple Space
Search [127] in Section 4.2. Next, we move on to bit vector algorithms [31,
76] and crossproducting approaches [128] in Sections 4.3 and 4.4, respectively,
which are representatives of decomposition techniques. Thereafter, we depict the
principle of decision trees [63, 107] in Section 4.5. Finally, we briefly address
approaches based on Virtual Machines (VMs) to network packet classification in
Section 4.6.
4.1 Linear Search
The most straightforward algorithm to classify an incoming packet p is a Linear
Search over the installed rule set R. As the name suggests, this technique se-
quentially scans the rule set R until the most highly prioritized rule Ri∗ is either
found or all rules have been traversed without a successful match. This process is
illustrated in Figure 4.1 for a packet p with the most highly prioritized matching
rule R3. The classification of a packet using Linear Search requires at most O(d ·n)
The algorithmic techniques described in this chapter exclusively refer to existing related work by
other authors. These techniques are depicted in the author’s words to provide an overview and
understanding of existing state-of-the-art, against which the author’s work can be compared.
31
Fig. 4.1: Classifying a packet using Linear Search.
Classification Data structure Data structure Memory
operation creation update requirements
O(d · n) O(d · n) O(n) O(d · n)
n: number of rules d: number of fields
Tab. 4.1: Linear Search performance characteristics.
operations, because each field of every traversed rule must be tested against the
corresponding packet header in the worst case.
Of all existing classification algorithms, Linear Search provides the smallest mem-
ory footprint for the applied search data structure, which is typically an array or a
linked list. Therefore, the storage requirements are linear in the number of rules
times the number of fields per rule. Due to the simple search data structure, Linear
Search also provides excellent data structure creation and update performance,
because rule insertions or deletions can be directly mapped to the underlying list
structure. Specifically, rule insertions or deletions require one write or deletion
operation at the specified position in the list structure. If the list structure is an
array, this position can be accessed in constant time, but all array slots behind the
update position must be shifted by one to the left (for deletions) or to the right
(for insertions). If instead a linear list is used, the update position must first be
detected by traversing the list, because the rule items are not stored in a coherent
block of memory. Accordingly, an update operation also requires linear time in
the number of rules. An overview of the operation and memory complexities of
Linear Search is given in Table 4.1.
The Linear Search approach is a widely deployed classification algorithm, as
it is used in numerous open source packet filters and firewalls, such as Linux’
netfilter/iptables [167], FreeBSD’s ipfw [165] and ipf [175], as well as in
OpenBSD’s pf [172]. Due to its simplicity, it is easy to implement and to extend
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in terms of packet matching capabilities, as the large number of over 80 existing
netfilter/iptables extensions demonstrates [166]. However, its modularity
and its good memory/update performance stand in sharp contrast to its compara-
tively slow classification speed: when configured with more than just a few rules,
a classification system’s throughput will likely suffer throughput break-ins under
high packet load [63, 13, 76]. Therefore, more advanced classification algorithms
trade higher memory footprints and longer update durations for considerably
faster search operations, as we will see in the remainder of this chapter.
4.2 Tuple Space Search
The Tuple Space Search technique, originally proposed in [127], is a dynamic
classification algorithm that builds upon the good lookup performance of hash
tables in order to process incoming network packets. Tuple Space Search builds
upon the observation that the rules R1, . . . , Rn in a d-dimensional rule set R can
be partitioned intom equivalence classes C1, . . . , Cm based on the rules’ structural
properties. These equivalence classes are effectively sub rule sets and can, by
exploiting the structure of all rules within one specific equivalence class, quickly
be searched independently. One important aspect behind this approach is that,
in typical rule sets, the number of equivalence classes is much smaller than the
number of rules, i. e., m≪ n [127].
In order to determine the equivalence classes, a prefix rule
Ri =
(︂
h1 ∈ xi1/yi1, . . . , hd ∈ xid/yid, ai
)︂
(4.1)
is mapped to the d-tuple ti =
(︁
yi1, . . . , y
i
d
)︁
. Two prefix rules Ri and Rj are said to
be in the same equivalence class, if their corresponding tuples ti and tj are equal,
i. e., ti = tj . However, if a rule is not in prefix format, it must first be converted
into a set of prefix rules before the tuple mapping can take place. Unfortunately,
this procedure increases preprocessing time and will blow up the size of the
stored rule set in many cases, as there often does not exist a one-to-one mapping
between a non-prefix rule to a prefix rule. Alternatively, the non-prefix rules
can be kept in a separate list which is searched linearly during the classification
process. This approach avoids the increase of the rule set size, but can result in
poor classification performance, if there are too many non-prefix rules. In the
remainder of this section, however, we will assume that every rule Ri is in prefix
format in order to focus on the actual classification algorithm.
After the tuples have been extracted from every rule, a hash mapMt is created for
every distinct tuple t. Subsequently, every rule Ri is inserted into the hash map
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Mti that corresponds to the rule’s tuple ti. Here, a rule Ri’s hash key is computed
using the relevant leftmost yij bits of the net address x
i
j from the rule’s subnet
checks, which we denote by xij |yij . For a given hash function f , the hash key k(Ri)
for the prefix rule Ri can be obtained by hashing the concatenated relevant parts
of the subnet checks, i. e.,
k(Ri) = f(xi1|yi1x
i
2|yi2 . . . x
i
d|yi
d
). (4.2)
After all (k(Ri), Ri) pairs have been stored in the hash maps, an incoming packet
p can be classified by linearly probing the m hash maps. In order to search for
rules that match the packet p within a hash mapMt=(y1,...,yd), a hash key k(p) is
constructed using p’s header fields analogously to the rule hashing procedure, i. e.,
k(p) = f(hp1|y1hp2|y2 . . . hpd|yd). (4.3)
Subsequently, k(p) is used to locate all rules inMt that could potentially match
p, which are those rules that also hash to k(p). Of these rules, the most highly
prioritized matching rule RMt is extracted. Note that, in general, this process must
be repeated for all m hash maps, since the rule hashing process does not preserve
the initial rule ordering. Finally, after all hash maps have been traversed, the
overall most highly prioritized matching rule Ri∗ is determined from the rules that
are most highly prioritized in their respective hash maps. Both the computation
of the hash maps from a two-dimensional initial rule set R and the classification
operation for a packet p are illustrated in Figure 4.2.
As the previously in Section 4.1 discussed Linear Search, Tuple Space Search has
a memory footprint linear in the number of rules, since every rule is stored in
a single hash map, plus a small bookkeeping overhead introduced by the hash
maps. However, if we assume amortized O(1) hash map lookup performance,
probing m hash maps is still significantly faster than linearly scanning n rules
(if m ≪ n). Moreover, Tuple Space Search allows for dynamic rule set updates
that do not require a rebuild of the entire search data structure, as rule insertions
or deletions can be performed through the corresponding hash map operations.
These performance characteristics are summarized in Table 4.2.
A practical implementation of the Tuple Space Search algorithm can be found in
the Open vSwitch [105]. According to the authors of [105], Tuple Space Search
has been selected over faster classification algorithms due to its small storage
requirements as well as its capability for quick rule set updates. Furthermore,
although Tuple Space Search has been primarily designed for the usage on general
purpose CPU systems [127], it has successfully been implemented and evaluated
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Fig. 4.2: Sketch for Tuple Space Search preprocessing and classification operations.
Classification Data structure Data structure Memory
operation creation update requirements
O(m) O(d · n) O(1) O(d · n+m)
n: number of rules d: number of fields m: number of distinct tuples
Tab. 4.2: (Amortized) Tuple Space Search performance characteristics.
on a GPU platform [138]. That way, all hash maps can be queried in parallel,
which allows to further accelerate the lookup operation.
4.3 Bit Vector Algorithms
The classification algorithms we have covered until this point, namely Linear
Search and Tuple Space Search, rely on lightweight search data structures that re-
quire little effort to initially construct and to maintain. However, these approaches
do not take the geometric representation in a d-dimensional coordinate system
of rules into account, which provides several opportunities to further boost the
classification performance at runtime, typically at the cost of increased prepro-
cessing times and larger memory footprints. In contrast, the bit vector algorithms
covered in this section exploit the d-dimensional rectangle representation of rules
in order to generate d independent search data structures that can be implemented
efficiently both in software and hardware.
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4.3.1 Lucent Bit Vector Search
The original Bit Vector Search proposed by Lakshman and Stiliadis [76], which
is also referred to as the Lucent Bit Vector Scheme [31] or simply the Lucent
Scheme [127], is a decompositional classification algorithm, in the sense that it de-
composes the original d-dimensional classification problem into d one-dimensional
search problems that can quickly be solved independently. Once the d partial
solutions for the one-dimensional problems are computed, they can be combined
to obtain the desired overall solution, which is the index of the most highly priori-
tized matching rule. In the remainder of this section, we refer to the Bit Vector
Search algorithm by the abbreviation BV.
In its preprocessing phase, BV constructs d one-dimensional search data structures
from the geometric view of the specified rule set R. In order to visualize the bit
vector preprocessing, we use the two-dimensional rule set shown in Table 4.3 as
a running example throughout this section. Each rule Ri in R is regarded as a
d-dimensional hyperrectangle B(Ri) =
[︁
Xi1, Y
i
1
]︁× . . .× [︁Xid, Y id ]︁ in the bounding
box B(H) of the header space H, i. e., B(Ri) ⊆ B(H). In the first step of the
preprocessing phase, the endpoints Xij and Y
i
j of each rule Ri are projected onto
the jth axis of the bounding box B(H). Thereby, for all 1 ≤ j ≤ d, the jth axis is
partitioned into αj disjoint intervals I
j
k, with 1 ≤ αj ≤ 2n+ 1. In the next step,
a bit vector V jk of length n is assigned to each interval I
j
k. Each bit bi in the bit
vector V jk indicates whether an for incoming packet p, whose jth header value h
p
j
may fall into the interval Ijk, matches rule Ri in the jth dimension. Accordingly,
V jk ’s ith bit is set iff the interval I
j
k intersects with rule Ri’s jth check interval[︂
Xij , Y
i
j
]︂
, i. e.,
∀ i ∈ {1, . . . , n} : V jk [i] =
⎧⎪⎨⎪⎩1, if I
j
k ∩
[︂
Xij , Y
i
j
]︂
̸= ∅
0, otherwise.
(4.4)
This procedure is sketched in Figure 4.3 for the rule set from Table 4.3.
After the intervals Ijk and the corresponding bit vectors V
j
k have been computed
in the algorithm’s preprocessing phase, the classification of an incoming packet
Nr. /
Priority Field F1 Field F2 Action
R1 [ 2, 5] [ 2, 9] a1
R2 [12, 13] [ 4, 5] a2
R3 [ 4, 9] [ 8, 13] a3
R4 [ 8, 15] [10, 11] a4
Tab. 4.3: A two-dimensional example rule set over H = [0, 15]2.
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Fig. 4.3: Sketch of the Bit Vector Search data structure generated for the geometric
representation of the two-dimensional rule set R over the header space
H = H1 ×H2 = [0, 15]2 from Table 4.3. The packet p with the header
hp = (4, 11) is used to illustrate the bit vector retrieval.
p is executed in two consecutive steps. First, each of the packet p’s header
fields hpj is used to retrieve the bit vector V
j that belongs to the interval Ij
containing hpj , as sketched in Figure 4.3 for the packet header h
p = (4, 11).
Note that there always exists exactly one such interval, since for every header
field dimension, the entire header field domain Hj is partitioned into mutually
disjoint intervals. Subsequently, the retrieved bit vectors, which each represent
the matching information for a single dimension, are bitwise ANDed in order to
obtain a final result vector V res for p, i. e.,
∀ i ∈ {1, . . . , n} : V res [i] =
d⋀︂
j=1
V j [i] . (4.5)
Accordingly, each bit V res [i] is set iff p matches the rule Ri in every regarded
dimension. Therefore, finding the most highly prioritized matching rule Ri∗
translates to finding the index i∗ of the first set bit V res [i∗] in V res, which can be
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achieved through a linear scan over V res. In the example shown in Figure 4.3, the
vectors V 1 = V 13 and V 2 = V 25 are used to compute the result vector
Vres = V 1 ∧ V 2 =
⎡⎢⎢⎢⎢⎢⎣
1
0
1
0
⎤⎥⎥⎥⎥⎥⎦ ∧
⎡⎢⎢⎢⎢⎢⎣
0
1
1
0
⎤⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎣
R1 0
R2 0
R3 1
R4 0
⎤⎥⎥⎥⎥⎥⎦. (4.6)
Vres has only one set bit at the third position corresponding to rule R3, which is
indeed the most highly prioritized matching rule, as the figure confirms.
The memory requirements and the preprocessing time required by BV are at most
quadratic in the number of rules, since every dimension may yield 2n + 1 bit
vectors of n bits each. The classification operation requires d bit vector retrievals,
which can generally be implemented as binary searches due to the ordering of the
intervals. Furthermore, the computation of the final result vector as well as finding
the first set bit require time linear in the number of rules. Still, BV often performs
significantly faster than both Linear Search and Tuple Space Search, because
many of its operations can be efficiently vectorized even on general purpose CPU
systems [10]. If we denote the machine word width by w (which is typically 32
or 64 bit in off-the-shelf systems), then every vector can be represented by
⌈︁
n
w
⌉︁
machine words, Therefore, a practical implementation can perform d−1 wordwise
AND operations on words of the partial vectors in order to compute one word of
the result vector Vres. Subsequently, a single comparison instruction can decide
whether at least one bit in the result word is set. Only if this is the case, the w bits
in the word must be checked, otherwise the next result word can be computed,
which effectively allows to traverse large parts the result vectors wordwise rather
than bitwise. In contrast to the previously discussed algorithms, BV does not
support for quick incremental updates, because the addition or removal of rules
requires an adjustment of every single bit vector and thus results in an effort
quadratic in n. Hence, a change in the rule set typically requires a rebuild of the
search data structure. Table 4.4 provides an overview over the key performance
characteristics of BV.
Classification Data structure Data structure Memory
operation creation update requirements
O(d · log(n) + ⌈︁ nw ⌉︁) O(d · n2) O(d · n2) O(d · n2)
n: number of rules d: number of fields w: machine word width
Tab. 4.4: Bit Vector Search performance characteristics.
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Due to its decompositional nature, BV is suitable for implementation on a wide
variety of hardware platforms, because the bit vector retrieval operations can be
solved independently and therefore in parallel [68, 151]. Also, some platforms
such as ASICs or FPGAs provide support for large machine word widths w ≫ 64
and can compute the first set index in the result vector in logarithmic time, which
further reduces the classification latency [56, 15], as explained in Section 15.2.
4.3.2 Aggregated Bit Vector Search
The original BV algorithm described in Section 4.3.1 may require d · ⌈︁ nw ⌉︁ memory
accesses to perform a single classification operation, because each word wresi of
the final result vector is computed by ANDing the words wji , j ∈ {, 1, . . . , d}, from
the one-dimensional vectors at the corresponding positions. However, the bit
vectors that are generated from rule sets are often sparse, in the sense that large
parts of the vectors do not contain any set bits [31]. This, in turn, can lead to
a situation where at least one of the d words wji that are used to compute w
res
i
consists entirely of unset bits. As a consequence, the inspection of wresi will not
terminate the classification process, as every bit in wresi will also be unset.
To illustrate this situation, Figure 4.4 shows two sparse example bit vectors V 1
and V 2 for a two-dimensional rule set with 16 rules. Assuming a machine word
width w = 2, a total of 14 memory accesses is required to locate the first set bit
in the result vector V res, which is stored in the word wres7 . Of these 14 memory
accesses, the first 12 are used to compute result words that are entirely unset and
only the last two accesses lead to a non-zero result word.
As noticed by Baboescu and Varghese [31], these situations can occur frequently
with a growing number of rules and dimensions. They argue that one sparse
dimension is sufficient to lead to situations such as the one described above, and
V 1 =
[︂
0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0
]︂
⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞
w11 w
1
2 w
1
3 w
1
4 w
1
5 w
1
6 w
1
7 w
1
8
V 2 =
[︂
0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 1
]︂
⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞
w21 w
2
2 w
2
3 w
2
4 w
2
5 w
2
6 w
2
7 w
2
8⋀︁
V res =
[︂
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
]︂
⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞ ⏞ ⏟⏟ ⏞
wres1 w
res
2 w
res
3 w
res
4 w
res
5 w
res
6 w
res
7 w
res
8
Fig. 4.4: Sparse bit vectors.
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therefore propose the Aggregated Bit Vector Search (ABV), an enhanced variant
of the original BV scheme [31]. The main idea of the ABV scheme is to use bit
vector aggregation to avoid a large number of memory accesses to empty words.
The usage of aggregated bit vectors allows to traverse sparse parts of the original
search data structure more quickly, at the cost of a slightly increased memory
requirement for the search data structure. To this end, for every bit vector V in
the original BV algorithm, the ABV approach computes an additional vector Vagg
of length
⌈︁
n
a
⌉︁
in the preprocessing phase, where a is a predefined aggregation
size. For an aggregated vector Vagg, each bit Vagg [i] is set iff at least one of the a
corresponding bits V [a · i] to V [a · (i+ 1)− 1] is set, i. e.,
∀ i ∈
{︃
1, . . . ,
⌈︃
n
a
⌉︃}︃
: Vagg [i] =
min{a·(i+1)−1,n}⋁︂
j=a·i
V [j] . (4.7)
Figure 4.5 shows the aggregated vectors V 1agg and V
2
agg for the original vectors
V 1 and V 2 with an aggregation size of a = 2. It can be seen that for every word
wij from the original vectors V
i that is aggregated, there exists one bit bij in the
corresponding aggregated vector V iagg, which is an important property for the
classification phase.
The classification phase of ABV is similar to the one of the Lucent scheme, with the
main difference that for each dimension j, an aggregated vector V jagg is retrieved
in addition to the original vector V j . However, this time, the words uji of the
aggregated vectors V jagg are bitwise ANDed instead of the original vectors, as
shown in Figure 4.5. As before, the goal is to find the first word in the aggregated
result vector V resagg with a set bit. The existence of such a bit bk at position k implies
that in each original vector V j , the kth aggregated word wjk contains at least
one set bit. Therefore, as in the Lucent scheme, the word wresk is computed by
bitwise ANDing the words wjk and subsequently inspected for a set bit. If such a
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Fig. 4.5: Computing aggregated bit vectors.
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Fig. 4.6: ANDing aggregated bit vectors.
bit exists, the classification terminates, otherwise, the search in the aggregated
vector continues. In the example in Figure 4.6, it takes a total of 12 memory
accesses until the search terminates, it contrast to the 14 accesses of the Lucent
scheme, since all eight words uji as well as w
1
3, w
2
3, w
1
7 and w
2
7 are accessed. Note
that a set bit in the aggregated result vector can lead to a false positive lookup of
the corresponding words in the original vectors. For example, both words w13 and
w23 in Figure 4.5 result in the aggregation bits b
1
3 = b23 = 1. This, in turn, leads to
the inspection of w13 and w
2
3, which do not have any common set bits.
The worst case performance of the ABV classification algorithm is not different
from the BV worst case performance. Nevertheless, in practice, ABV can out-
perform BV significantly due to the ability to quickly traverse gaps of unset bits.
Furthermore, the authors of [31] suggest an additional enhancement to their
ABV technique, which uses a rule sorting mechanism to group rules in a way that
reduces the likelihood for false positive lookups. However, this requires the algo-
rithm to compute all matching rules and not only the first one, as rule re-ordering
violates rule prioritization and therefore typically the rule set’s semantics.
4.4 Crossproducting Approaches
Similar to bit vector search algorithms presented in Section 4.3, crossproducting
approaches are decompositional classification algorithms that perform indepen-
dent lookups on the distinct header values of an incoming packet. The indepen-
dent lookup results are then combined in order to obtain the final classification
result.
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Nr. /
Priority Field F1 Field F2 Action
R1 [2, 5] [3, 3] a1
R2 [4, 4] [2, 4] a2
R3 [4, 4] [6, 6] a3
Tab. 4.5: A two-dimensional example rule set over H = [0, 7]2.
Fig. 4.7: A complete crossproduct table for the rule set given in Table 4.5.
The motivation behind crossproducting schemes is the fact that the fastest possible
way to conduct a packet classification is to perform a single direct table lookup
using the packet’s relevant header fields. If we could construct a d-dimensional
table TR for a rule set R such that every possible header combination (h1, . . . , hd)
in the header space H1× . . .×Hd is a valid key in TR with TR [(h1, . . . , hd)] = Ri∗ ,
then every classification operation would only require exactly one memory access.
An example crossproduct table for the rule set defined in Table 4.5 is shown
in Figure 4.7. Unfortunately, such a table requires
∏︁d
i=1 |Hi| entries, which is
infeasible in most cases. For example, already a two-dimensional table for source
and destination IPv4 addresses needs to provide 264 entries and thus cannot be
implemented on current systems. Therefore, practical crossproducting schemes,
such as RFC [62] and ODC [128], do not precompute a single large lookup table,
but instead rely on multiple tables and caching, as we will see in Sections 4.4.1
and 4.4.2, respectively.
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4.4.1 Recursive Flow Classification
The Recursive Flow Classification (RFC) approach [62] by Gupta and McKeown
is a decompositional classification algorithm that distinguishes itself from the
previously discussed bit vector approaches in the following key points: first, RFC
does not perform binary searches, but exclusively relies on direct table lookups.
Second, RFC essentially moves the search for the first set bit, as it is performed by
bit vector searches, to the preprocessing phase, in which the RFC data structure
is constructed. Therefore, classification operations can be executed significantly
faster, once the RFC structure is available. However, RFC’s boost in classification
performance comes at the cost of tremendously long preprocessing times as well
as huge memory requirements even for moderately sized rule sets [10].
In order to prevent the memory footprint of a complete crossproduct table while
still being able to classify a packet with a fixed number of operations, RFC splits
the lookup process into multiple phases P1, . . . , Pψ. We start to detail the RFC
algorithm by first giving a general overview over the phased classification process.
Subsequently, we provide a detailed two-dimensional example based on the rule
set given in Table 4.5.
The number of RFC phases ψ depends on the number of relevant header fields
d as well as on the predefined table join factor constant J and is computed by
ψ = ⌈logJ(d)⌉. In the jth phase Pj , βi =
⌊︁
d
2(j−1)
⌋︁
lookup tables T ji are accessed
via lookup keys κji . Here, each table T
j
i stores a multiset of so-called equivalence
IDs. Every lookup operation T ji
[︂
κji
]︂
yields an equivalence ID Eji that refers to
a corresponding set of rules which could match the scrutinized packet. In the
first ψ − 1 stages, these equivalence IDs are used to compute the lookup keys
κ
(j+1)
i (i ∈ {1, . . . , βj+1}) that are used in the next phase Pj+1. However, the
equivalence ID Eψ1 that is obtained in the final stage Pψ is the index of the
most highly prioritized matching rule Ri∗ , i. e., i∗ = Eψ1 . The RFC classification
process as well as the lookup key computation is sketched in Figure 4.8 for a
four-dimensional rule set and a table join factor of two. In the first phase P1,
each lookup key κ1i is set to the corresponding header value h
p
i of the currently
classified packet p. It is important to note that the RFC classification requires a
constant number of operations for a fixed number of dimensions d, regardless of
the rule set’s size. Figure 4.8 confirms this fact for d = 4: any incoming packet
can be classified using seven memory accesses (four in phase P1, two in phase P2,
one in phase P3).
In order to initially construct the lookup tables T 1i , the RFC preprocessing step
starts off the same way as the bit vector preprocessing, as described in Section 4.3.
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Fig. 4.8: Example for the RFC classification flow (d = 4, J = 2).
That is, for all j ∈ {1, . . . , d}, the jth axis of the header space bounding box is
partitioned into αj intervals I
j
k with associated bit vectors V
j
k . Next, an equivalence
ID E1k,j is assigned to every bit vector, with the restriction that
E1k,j = E1k′,j ⇔ V jk = V jk′ . (4.8)
The reasoning behind this assignment is that packets, which fall into different
intervals but are mapped onto the same set of possibly matching rules (as indicated
by the corresponding vectors), belong to the same equivalence group. Because the
equivalence IDs are used as indices for array lookups during packet classification,
their numbering begins at zero and is increased by one for every new distinct bit
vector. Finally, for each dimension j, every table T 1j is constructed by allocating an
array of size |Hj |, such that for every interval Ijk = [a, b] the following condition
holds:
∀ κ ∈ [a, b] : T 1j [κ] = E1k,j . (4.9)
Note that every interval corresponds to exactly one equivalence ID and therefore,
the above condition is unambiguous. Figures 4.9 and 4.11 illustrate the com-
putation of the lookup tables T 11 and T
1
2 from the rule set shown in Table 4.5.
Furthermore, we keep track of the set of unique bit vectors V1j that was used
for the construction of each table T 1j . In our example, V11 = {V 11, V 12, V 13} and
V12 = {V 21, V 22, V 23, V 26}. Of course, the construction of an initial table T 1j is only
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(b) The lookup table T 11.
Fig. 4.9: Computing the lookup table T 11 for field F1 for the rule set in Table 4.5.
Fig. 4.10: Splitting a large dimension into smaller sub-dimensions..
practical when the number of possible header values |Hj | is not too large. For
example, the table for an IPv4 header field requires 232 entries, which is infea-
sible on many systems. Therefore, such large dimensions are split into virtual
sub-dimensions such that each sub-dimension can be mapped to an initial table,
as sketched in Figure 4.10.
In the subsequent phases P2, . . . , Pψ, the lookup tables for the corresponding
phase are constructed by combining the bit vectors from direct predecessor stages.
For a given phase Pj with βj lookup tables, the contents of the ith table T
j
i
depends on the sets of unique bit vectors Vj−1(i−1)·J+1, . . . ,Vj−1i·J that were created
during the generation of the tables T j−1(i−1)·J+1, . . . , T
j−1
i·J . More precisely, for each
combination (Vl1 , . . . , VlJ ) ∈ Vj−1(i−1)·J+1 × . . . × Vj−1i·J , a new bit vector Vl1,...,lJ is
computed through bitwise ANDing, i. e.,
Vl1,...,lJ = Vl1 ∧ . . . ∧ VlJ . (4.10)
As in the first phase P1, an equivalence ID Ejl1,...,lJ ,i is assigned to the newly
computed vector Vl1,...,lJ . In the case that j = ψ, i. e., the table for the last stage is
generated, then Ejl1,...,lJ ,i is equal to the index of the first set bit in Vl1,...,lJ = Vl1 .
Otherwise, if the vector Vl1,...,lJ is equal to a previously computed vector Vl′1,...,l′J ,
then Ejl1,...,lJ ,i is set to E
j
l′1,...,l
′
J ,i
, else E2l1,...,lJ ,i is assigned a new equivalence ID, just
as in phase P1. Finally, T
j
i [(l1, . . . , lJ)] is set to Ejl1,...,lJ ,i. Figure 4.12 sketches the
computation of the ANDed bit vectors as well as the equivalence ID assignment.
The resulting lookup table T 21 is shown in Figure 4.13. It can be seen that the
memory footprint of all three lookup tables generated by RFC, which require
8 + 8 + 12 = 28 entries in total, are smaller then the single crossproduct
table given in Figure 4.7 with 64 entries. Still, the RFC tables can be used to
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Fig. 4.11: Computing the lookup table T 12 for field F2 for the rule set in Table 4.5.
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Fig. 4.12: Computing the eq. IDs for lookup table T 21 for the rule set from Table 4.5.
classify any packet (h1, h2) within H with three memory accesses. For example,
the header (4, 3) would be classified by first looking up the equivalence IDs
E11 = T 11 [4] = 2 and E12 = T 12 [3] = 2. Subsequently, the key κ21 = (2, 2) is used
to lookup E21 = T 21 [(2, 2)] = 1, which is the index of the most highly prioritized
matching rule.
Clearly, the storage requirements of RFC are the sum of all utilized tables’ sizes,
i. e.,
⌈logJ (d)⌉∑︂
j=1
βj∑︂
i=1
|T ji |. (4.11)
The sizes of the tables T 1i in phase P1 are |Hi|, respectively, and each of these
tables contains at most 2n+ 1 distinct equivalence IDs due to the point projection
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Fig. 4.13: The table T 21 for the rule set from Table 4.5 is accessed with κ21 =
(︁E11 , E12 )︁.
procedure in each dimension. The size of every table T ji in a later phase (i. e.,
j > 1) is the product of the number of distinct equivalence IDs of its predecessor
tables, and every table is a predecessor to at most one other table. Therefore, the
number entries in the final table Tψ1 is in O(nd), as is Sum 4.11. Because these
tables must be allocated and written entry by entry in the preprocessing step,
the entire data structure construction takes O(nd) time as well. Unfortunately,
RFC does not support incremental data structure updates, as a rule insertion
or deletion typically leads to a change in the phase one tables, which must be
propagated to all successor tables. Finally, an RFC classification process requires
one lookup in every table and thus requires at most
⌈logJ (d)⌉∑︂
i=1
d
J i−1
= d ·
⌈logJ (d)⌉∑︂
i=1
1
J i−1
≤ d ·
⌈logJ (d)⌉∑︂
i=0
1
J i
≤ d ·
∞∑︂
i=0
1
J i
= d · J
J − 1
(4.12)
memory accesses, plus a few arithmetic operations in the same order of magnitude.
Given that J is a small predefined constant, it follows that RFC’s classification
operation is in O(d). Furthermore, it should be noted that the RFC classification
process can be implemented without branches for a fixed d. These performance
characteristics are summarized in Table 4.6.
Generally, RFC is considered to be one of the fastest existing classification algo-
rithms [61, 163]. However, its high storage requirements and long preprocessing
times diminish its applicability for environments with large rule sets or frequently
changing rule sets [10]. The Hierarchical Space Mapping (HSM) technique [147]
works similar to RFC, but replaces the table lookups in RFC’s first stage with
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Classification Data structure Data structure Memory
operation creation update requirements
O(d) O(nd) O(nd) O(nd)
n: number of rules d: number of fields
Tab. 4.6: Recursive Flow Classification performance characteristics.
binary searches, which mitigates the storage requirements to some extent. An
enhanced version of RFC, ERCF [58], aims to tackle this problem by using the
bit vector aggregation techniques from the ABV [31] in order to accelerate the
preprocessing phase. The main idea here is that the bit vector intersections, that
are required in the RFC table generation, can be executed quicker when using
aggregated bit vectors.
4.4.2 On Demand Crossproducting
A more dynamic crossproducting scheme than RFC was proposed Srinivasan,
Varghese, Suri, and Waldvogel under the name On Demand Crossproducting
(ODC) [128]. In contrast to RFC, the ODC scheme relies on two rather than ψ
phases and the lookups in the first phase are executed on trie data structures [51]
rather than lookup tables. The most striking difference to RFC, however, is the on
demand construction of the lookup data structure T 21 used in the second phase:
instead of precomputing the entire structure T 21 before the classification process,
ODC incrementally adds entries to T 21 during packet classification. Thus, T
2
1 is
essentially used as a cache for the tuple of equivalence IDs (E11 , . . . , E1d ) that results
from the individual one-dimensional lookups in the first stage. Accordingly, the
table T 21 is required to be updateable quickly, and is therefore implemented as a
hash table.
ODC’s preprocessing step is considerably simpler than RFC’s, since ODC only
requires the construction of d one-dimensional tries as well as an empty hash map.
Hence, the preprocessing time is in O
(︂
n ·∑︁dj=1wj)︂, where wj is the minimum
number of required bits to represent an arbitrary value in Hj . Of course, in
principle any other adequate longest prefix matching technique can be used for
the one-dimensional structures, for example multibit tries [60, 116] or hash-based
schemes [141]. If a wj is sufficiently small, e. g., wj ≤ 16, then the corresponding
trie T 1j can be implemented as a direct lookup table, which technically also is a
multibit trie. However, for the remainder of this section, we assume that every T 1j
is implemented as a unibit trie.
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Fig. 4.14: Sketch of a four-dimensional ODC classification process.
In order to classify an incoming packet p with the header
(︁
hp1, . . . , h
p
d
)︁
, each trie T 1j
is queried with the corresponding header value hpj for an equivalence ID E1j , which
requires at most O
(︂∑︁d
j=1wj
)︂
memory lookups. Subsequently, the algorithm aims
to determine the index i∗ of the most highly prioritized matching rule Ri∗ with a
hash lookup in the cache T 21 , i. e.,
i∗ = T 21
[︂
E11 , . . . , E1d
]︂
. (4.13)
In the case of a cache miss, i. e., i∗ = ϵ, ODC performs a linear search in the rule
set R to determine i∗ and updates the cache with
T 21
[︂
E11 , . . . , E1d
]︂
= i∗. (4.14)
Clearly, this strategy requires amortized O(1) time in case of a cache hit, and
otherwise O(d · n) time due to the linear search. The ODC classification operation
is depicted in Figure 4.14.
While ODC does not reach RFC’s excellent classification performance, it provides
one key advantage over RFC: namely its capability of incremental updates to
the search data structure. If a rule is added to or deleted from the rule set R
implemented by ODC, the one-dimensional tries T 1j can be locally adjusted with
O(wj) operations per trie. Unfortunately, an incremental update can invalidate
existing cache entries, which at least requires a partial cache reset. However,
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Classification Data structure Data structure Memory
operation creation update requirements
O(n) O
(︄
n ·
d∑︁
j=1
wj
)︄
O
(︄
d∑︁
j=1
wj + τ
)︄
O
(︄
d∑︁
j=1
wj + τ
)︄
n: number of rules d: number of fields τ : cache threshold
Tab. 4.7: On Demand Crossproducting performance characteristics.
the cost of this operation can be diminished when the cache size is bounded
by at constant threshold τ . Of course, this may have a negative impact on the
classification performance in case of thrashing occurrences. The ODC performance
characteristics are listed in Table 4.7.
4.5 Decision Tree Algorithms
The last class of classification algorithms we dive into in this chapter are decision
tree approaches, which are, much like the bit vector and RFC approaches we
saw earlier, based on the geometric representation of the rule set. As the name
suggests, these algorithms translate the specified rule set into one or several multi-
dimensional decision trees in a preprocessing step, that are subsequently used to
classify incoming network packets. The decision tree creation is guided by several
heuristics, which differ between the various different existing approaches [55,
63, 83, 90, 107, 115, 122, 137, 146]. The basic idea is to recursively cut the
header space H, which contains the geometric representations of all rules from
the rule set R, into smaller hyperrectangles Bl with
⋃︁
Bl = H such that every
Bl hopefully intersects with a smaller number of rules. Each area created by a
cut operation represents a node in the decision tree that is eventually used as the
search data structure. The recursion terminates in a node when the number of
rules that intersect with that node is smaller than a predefined threshold. This
process is sketched in Figure 4.15.
Fig. 4.15: The principle of decision tree creation.
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Each node in the generated decision tree contains information about the region
it covers. If a node is a non-leaf node, it stores where the covered region has
been cut, which is essential in order to traverse the tree by using an incoming
packet’s header data. Finally, if a node is a leaf node, it contains a pointer to
the sub rule set that is associated to the covered region. This sub rule set is
searched linearly, once the traversal has reached a leaf node in the tree. Of course,
the performance of decision tree approaches is dependent on the height of the
generated tree(s) as well as the size of the sub rule sets located in the leaf nodes.
In the following, we will depict two different decision tree algorithms: namely
the seminal HiCuts [63] approach, which layed the foundation into this area
of research, and the HyperSplit scheme [107], which significantly improves the
layout of the generated search tree.
4.5.1 Hierarchical Intelligent Cuttings
Hierarchical Intelligent Cuttings (HiCuts) by Gupta and McKeown [63] recursively
partitions the header space H through equidistant cuts, thereby creating a HiCuts
decision tree. The root of the tree is associated with the hyperrectangle of the
entire header space B(H) and represents the vantage point of the recursive
decision tree generation process. During preprocessing, a node N is cut if the
hyperrectangle B(N) that is associated to N covers more than β rules. Here, β is
a predefined constant and is also called the binth [63] of the decision tree. Often,
lower values of β result in deeper decision trees and faster searches of the child
nodes during classification, whose sub rule sets are queried linearly. In contrast,
high values of β lead to small decision trees that can be created quickly, which,
however, can result in worse classification performance, as the linear searches
become more expensive.
When a node N is cut, HiCuts uses various heuristics in order to decide (1) which
dimension δ should be cut, and (2), how many cuts γ should be performed in
dimension δ. Finding adequate values for both the cut dimension and the number
of cuts is crucial for the performance of HiCuts, both in the preprocessing and in
the classification phase, due to the fact that choosing bad values for, e. g., the cut
dimension, can lead to memory explosions, huge preprocessing times, and bad
classification performance. The original HiCuts paper [63] proposes four different
heuristics that can be used to compute the cut dimension δ, but does not give a
recommendation which of these heuristics should be used in which situations. We
therefore describe only one of these heuristics, which was the most successful in
our experiments and is also recommended for use in related work [122].
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Fig. 4.16: The HiCuts dimension heuristic chooses δ = Y since |ΠY | = 4 > |ΠX | = 2.
The idea of the dimension choice heuristic is to pick the dimension δ with the
most rule projection points. That is, given a node N that covers the area B(N) =[︂
aN1 , b
N
1
]︂
× . . . ×
[︂
aNd , b
N
d
]︂
, all rules Ri ∈ R are taken into consideration whose
geometrical representation B(Ri) intersects with B(N). We refer to the sub rule
set of the rules associated to N through intersection by RN . Then, for each
dimension j, the set of distinct rule projection points Πj is computed with
Πj =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩x
⃓⃓⃓⃓
⃓⃓⃓⃓
⃓⃓
(︂
x = aRj ∧ x ∈
[︂
aNj , b
N
j
]︂)︂
∨(︂
x = bRj ∧ x ∈
[︂
aNj , b
N
j
]︂)︂
with
R ∈ RN and B(R)j =
[︂
aRj , b
R
j
]︂
⎫⎪⎪⎪⎪⎬⎪⎪⎪⎪⎭ . (4.15)
Finally, the cutting dimension δ is the dimension with |Πδ| ≥ |Πj | ∀j ∈ {1, . . . , d}.
In case of a tie, the cutting dimension can be determined randomly from the best
candidates. The dimension selection heuristic is illustrated in Figure 4.16.
After the cutting dimension δ has been determined for a node N , a cut heuristic
chooses the number of cuts to perform in the dimension δ with respect to the
bounds of N . Here, the HiCuts algorithm relies on a greedy strategy that starts off
with max{4, ⌊︁√︁|RN |⌋︁} cuts, and then stepwise doubles the amount of cuts γ until
the space required by the resulting child nodes exceeds a threshold ΣN . More
precisely, with CN being the set of child nodes of N and spfac being a predefined
space factor, the termination criterion for the greedy search is⎛⎝|CN |+ ∑︂
C∈CN
|RC |
⎞⎠ > (spfac · |RN |) . (4.16)
Of course, γ is naturally limited by the amount of points in the interval
[︂
aNδ , b
N
δ
]︂
of the area B(N). Similar to the binth parameter, the space factor spfac influences
the shape of the generated decision tree: the larger spfac, the more cuts can be
performed, which can result in a shallower and broader tree. However, large
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values for spfac can quickly lead to memory explosions, which is why the literature
refers to small values of spfac of up to eight [63, 122].
Once the cut dimension δ and the number of cuts γ have been determined, the
node N is partitioned into γ + 1 child nodes C1, . . . , Cγ+1. This happens by
splitting the area
B(N) =
[︂
aN1 , b
N
1
]︂
× . . .×
[︂
aNδ , b
N
δ
]︂
× . . .×
[︂
aNd , b
N
d
]︂
(4.17)
into γ + 1 areas
B(Ci) =
[︂
aN1 , b
N
1
]︂
× . . .×
[︂
aCiδ , b
Ci
δ
]︂
× . . .×
[︂
aNd , b
N
d
]︂
(4.18)
with i ∈ {1, . . . , γ + 1},
γ+1⋂︁
i=1
[︂
aCiδ , b
Ci
δ
]︂
= ∅ and
γ+1⋃︁
i=1
[︂
aCiδ , b
Ci
δ
]︂
=
[︂
aNδ , b
N
δ
]︂
. These
areas are equally sized, except occasionally the last area B(Cγ+1).
Figure 4.17 depicts the above described HiCuts cutting process and thereby
illustrates the major cause of memory usage in HiCuts, namely rule duplication.
For example, the rule R1 intersects with the areas of the children C1, . . . C4 and is
thus duplicated three times, as it must be processed in the child nodes. By looking
at the figure, we could also assume that rule R2 is duplicated into the children
C3, C4, and C5. However, in the case of child C3, an important subtlety must be
respected: note that within the area B(C3), the rule R2 is completely covered by
the rule R1 and therefore can never be reached when the classification process
enter C3. Rule R2 should therefore be removed from the child C3, and generally,
Fig. 4.17: The HiCuts cutting process creates five child nodes C1, . . . , C5 by cutting four
times in dimension X.
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every rule in a node N that is completely covered by more highly prioritized
rules should be removed from N . In the original HiCuts publication [63], this
redundancy removal is mentioned as an optional and “time consuming” way
to optimize the storage requirements of the resulting tree. However, in order
to guarantee that the tree building process always terminates, this redundancy
removal step is mandatory. As a simple example, consider a rule set R = ⟨R1, R2⟩
with B(R1) = B(R2). Without redundancy removal, it is not possible to construct
a HiCuts tree forR with a binth value β = 1, because no executed cut can separate
R1 from R2.
Figures 4.18 and 4.19 illustrate a complete example for the HiCuts tree generation
process. It can be seen that even for the small rule set in Figure 4.18 with five
Fig. 4.18: Complete HiCuts example with five rules, β = 2, and H = [0, 15]× [0, 9].
Fig. 4.19: The HiCuts tree for the rule set shown in Figure 4.18.
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rules, the resulting decision tree in Figure 4.19 has a considerable size of 16 nodes
with a total of 13 sub rule sets associated to the leaf rules. Furthermore, note that
the rules R2, R3, R4, and R5 have a duplication factor of 3, 5, 2, and 7, respectively,
which significantly contributes to the tree’s size. In order to mitigate the large
storage requirements for the decision tree, the HiCuts paper [63] suggests to
join neighbored child nodes with the same set of associated rules. For example,
in Figure 4.19, the nodes N7 and N8 can be joined to a single node N7,8 that
covers the area [6, 8] × [0, 3]. Note however, that the number of pointers in the
parent node remains the same, and pointers to originally distinct nodes are simply
redirected to the joined node.
However, the generated decision tree TR for a rule set R can be used for quick
packet classifications by traversing the tree based on the header data hp for an
incoming packet p, until a leaf node is reached. The traversal starts at the root
node and, whenever a non-leaf node N is encountered, the metadata stored in N
is used to quickly decide into which child the search must descend. More precisely,
when we assume that pointers to the child nodes are stored in a zero-indexed
array AN , then the O(1) operation
AN [i] with i = min
{︄⌊︄Header offset⏟ ⏞⏞ ⏟
hδ − aNδ
/︄⌊︃
bNδ − aNδ + 1
δ + 1
⌋︃
⏞ ⏟⏟ ⏞
Number of points in child intervals, can be precomputed
⌋︄
, δ
}︄
(4.19)
leads to the correct child node Ci+1. When the search has finally descended into
a leaf node N , the corresponding sub rule set RN is searched linearly for the
most highly prioritized matching rule. For example, the packet p with header
hp = (13, 5) is classified by starting the tree traversal at the root node N1 and
computing the child index min{⌊ 13−0⌊ 15−0+15 ⌋⌋, 4} = 4, which points to the node N6.
Subsequently, the index min{⌊ 5−0⌊ 9−0+15 ⌋⌋, 4} = 2 points to the leaf node N14, whose
associated sub rule set RN14 = ⟨R5⟩ yields the most highly prioritized matching
rule R5.
With T ↑R being the height of the decision tree, the overall classification time is in
O(T ↑R), since every classification requires the traversal from the root to a leaf node
associated to a rule set with a small maximum size of β. Also, the required space
and the tree construction time are proportional to the number of nodes |TR| in
the decision tree TR and therefore in O(|TR|). Both the height height(TR) and the
number of nodes |TR| are hard to predict due to the utilized heuristics. Although it
is generally possible to incrementally update a decision tree [63], a rule insertion
4.5 Decision Tree Algorithms 55
Classification Data structure Data structure Memory
operation creation update requirements
O(T ↑) O(|T |) O(|T |) O(|T |)
T : the HiCuts decision tree T ↑: height of T |T |: number of nodes in T
Tab. 4.8: HiCuts performance characteristics.
or deletion can affect every single node in the tree. Furthermore, depending on
the nature of the update, such as a rule insertion, additional backtracking may
be required in order to avoid deterioration of the tree’s structure. According to
the literature [58, 61, 107, 144, 147], |T | is in O(nd) and T ↑ is in O(d). However,
these publications do not provide a proof for the abovementioned bounds. These
performance indicators are summarized in Table 4.8.
4.5.2 HyperSplit
The HyperSplit decision tree technique [107] is a successor algorithm to HiCuts
that aims to improve upon HiCuts in both memory footprint and classification per-
formance. At its heart HyperSplit works similar to HiCuts, although it significantly
differs from HiCuts when it comes to the heuristic used for the selection of the
cut dimension. Furthermore, HyperSplit always performs exactly one cut in the
chosen cut dimension, in contrast to the γ cuts performed by HiCuts. Accordingly,
the HyperSplit data structure is always a binary tree, which can be stored and
accessed efficiently.
The HyperSplit paper [107] describes two different heuristics to choose the di-
mension to cut, but recommends the usage of one specific heuristic due to its
superiority over the other in terms of space savings. Before we dive into the
details of the superior heuristic, we introduce the notion of interval weights. As we
have seen in Section 4.3.1, the endpoints of the geometric rule representations in
a dimension j can be used to partition the jth axis of a d-dimensional box. More
precisely, when we consider a rule set R = ⟨R1, . . . , Rn⟩, where the geometric rep-
resentation of each rule B(Ri) =
[︁
ai1, b
i
1
]︁× . . . [︁aid, bid]︁ lies within a d-dimensional
box B = [a1, b1] × . . . × [ad, bd], the endpoints aij and bij partition the jth axis
[aj , bj ] of B into at most lj ≤ 2n + 1 disjoint intervals Ijk, k ∈ {1, . . . , lj}. The
weight w(Ijk) of an interval I
j
k is the number of rules that intersect with I
j
k in the
jth dimension, i. e.,
w(Ijk) =
⃓⃓⃓{︂
Ri|
[︂
aij , b
i
j
]︂
∩ Ijk
}︂⃓⃓⃓
, (4.20)
as depicted in Figure 4.20 for two-dimensional rules. In order to pick a suitable
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Fig. 4.20: HyperSplit cut dimension and cut point determination using interval weights.
dimension δ to cut, HyperSplit’s dimension heuristic chooses the dimension δ with
the smallest average interval weight wδ, with
wj =
lj∑︂
k=1
w(Ijk)
/︃
lj . (4.21)
Since the cut will take place in one interval Iδk, possibly every rule that intersects
with Iδk will be duplicated. Therefore, the heuristic’s idea is to pick the dimension
where the average number of possibly duplicated rules is minimal. Accordingly,
the dimension Y would be chosen to cut in Figure 4.20, since wY < wX .
The next important step is to determine the cut point ρ in the interval [aδ, bδ]. A
reasonable choice for ρ would be a point that separates half of the rules in B into
the interval I left = [aδ, ρ− 1] and the other half into Iright = [ρ, bδ]. Although this
is not always possible, e. g., due to rule overlaps, HyperSplit aims to approximate
such a bisection by choosing ρ such that the interval weights of I left and Iright are
close. To this end, ρ is set to the start point of the interval Iδm, such that m is the
smallest value in {1, . . . , lδ} with
m∑︂
k=1
w(Iδk) >
1
2
lj∑︂
k=1
w(Iδk). (4.22)
In Figure 4.20, ρ would be set to m = 4, because m = 4 is the smallest value that
satisfies Condition 4.22. The figure indicates that this cut point indeed separates
rule R1 from rule R2.
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The general procedure that generates a HyperSplit decision tree from a specified
rule set is analog to HiCuts. Figures 4.22 shows the HyperSplit tree that would
be generated from the rule set given in Figure 4.21. It becomes apparent that
the HyperSplit tree in Figure 4.22 has the same height as the HiCuts tree from
Figure 4.19, but requires only five nodes (in contrast to the 16 nodes of the HiCuts
tree). The reason for this is the greater care with which HyperSplit places its cuts
with regard to tree balancing and rule duplication avoidance.
The worst case complexity of HyperSplit does not differ from that of HiCuts in
terms of tree height T ↑ and number of nodes |T | in the tree. However, the authors
Fig. 4.21: Complete HyperSplit example with five rules, β = 2, and H = [0, 15]× [0, 9].
Fig. 4.22: The HyperSplit tree for the rule set shown in Figure 4.21.
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Fig. 4.23: Array representation of the HyperSplit tree shown in Figure 4.22.
of the HyperSplit paper suggest that T ↑ ∈ O(d · log(2n+1)) [107]. In comparison
to HiCuts trees, however, the binary HyperSplit trees have the advantage that they
can be stored and accessed in a compact way using an array representation, as
sketched in Figure 4.23. Here, each node in the HyperSplit tree is represented as
a 64 bit word. In case the word represents an inner node, the first 32 bit contain
the offset to the word representing the right child node (the left child node is
always the rightmost next word) and the cut dimension δ, while the second 32 bit
store the cut point ρ. If the word represents a leaf node, the first 32 bit are zero,
while the second 32 contain a pointer to the corresponding sub rule set. That way,
the entire search data structure can not only be stored in one coherent memory
chunk (except for the sub rule sets), it also requires only forward jumps to be
executed, which allows for cache-efficient memory accesses.
4.6 Virtual Machines
The related work we have discussed up to this point is mainly concerned with algo-
rithmic techniques to solve the GPCP. Besides the abovementioned classification
algorithms, a widely used and implemented methodology within a UNIX/Linux
Operating System (OS) is to rely on a Domain Specific Language (DSL) for network
packet processing, which is executed in a corresponding VM [101]. Here, a rule
set, as defined in Section 2.2.2, or a more complex packet processing policy are
specified as a sequence of instructions that describe how packets or other mes-
sages are to be treated at specific hooks within the OS [99]. Although these VM
approaches are technically orthogonal to the dedicated classification algorithms
we are concerned with, we briefly introduce the most important works in this
direction, as they represent a milestone in the (current) history of UNIX/Linux
network packet processing.
4.6 Virtual Machines 59
One of the earliest implementations of a packet processing VM is provided by
Mogul, Rashid, and Accetta, which is simply titled The Packet Filter [101]. The
Packet Filter is implemented as a stack-machine-based interpreter residing in
the OS kernel, that can execute bytecodes generated from small assembly-level
programs each time a packet needs to be processed. One of The Packet Filter’s
main features is its ability to update the packet processing programs from within
user processes, without the need to recompile the kernel code. However, the
authors also mention potential performance issues implied by the fact that the
packet processing programs are interpreted rather than natively compiled.
In [94], McCanne and Jacobson present the Berkeley Packet Filter (BPF), a spiri-
tual successor to The Packet Filter, which is conceptually similar, but replaces the
stack-based interpreter by a register machine due to performance improvements.
Since its inception, BPF-like techniques have gained considerable attention by the
networking community and are nowadays used as the standard (or optional) back-
end packet processing engine in tools such as tcpdump [173] or iptables [166].
Further works in the BPF domain improve the execution performance of the
packet processing programs by introducing a Just-in-time Compiler (JIT) in order
to remove the interpretation overhead [33, 53]. Furthermore, [53] and [33]
propose the utilization of several optimization techniques known from compiler
theory, such as peephole optimization [129], constant folding [145], and further
optimizations based on an Static Single Assignment (SSA) [28] representation of
filter programs.
The most recent and widely used installment in the BPF VM series is the extended
Berkeley Packet Filter (eBPF) [171], which not only allows for packet processing,
but also for monitoring tasks [99] and ACLing system calls. Furthermore, eBPF
provides reasonably high-level data structures such as maps, which can be used for
the implementation of efficient classification algorithms, such as the in Section 4.3
described Bit Vector Search [34].
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5
JitVector with SIMD Instructions
The Bit Vector (BV) Search algorithm, as introduced in Section 4.3, is among the
fastest existing classification algorithms that solve the Geometric Packet Classifi-
cation Problem. Despite its O(n) worst case classification operation, BV Search
outperforms dynamic approaches such as Linear Search or Tuple Space Search.
Furthermore, BV search is on par with or even faster than decision tree algorithms
(see Section 4.5), at more predictable (and mostly lower) memory footprints
and preprocessing times [10]—in fact, a severe problem from which many high
performance classification techniques suffer are large memory requirements and
long preprocessing times to compute the search data structures, especially when
the rule sets grow in size [34, 10]. This is also true for the RFC approach [62],
which provides constant lookup time at exponential memory and preprocessing
time requirements, as explained in Section 4.4.1.
In this chapter, we present three techniques to improve the performance of the
compute-intensive stages of the BV algorithm, namely the binary searches and the
vectorized ANDs. First, for large dimensions with more than 16 header bits, we
directly embed the binary search tree into the instruction stream by just-in-time
compiling the binary search tree into a compact opcode representation that can be
traversed without additional data loads, backward jumps, and division operations.
Second, we replace the binary search for small dimensions with up to 16 bits by
lookup tables that directly map header fields to the corresponding bit vectors.
Third, we utilize machine-specific SIMD operations to accelerate the linear part
of the BV technique’s operations, namely the aggregation of the one-dimensional
result vectors and the location of the first set bit.
Our results demonstrate a significant performance gain for the BV approach up
to factor of 2.8× in terms of lookup speed, at the cost of moderate increases in
memory consumption and preprocessing time. We also apply our adaptations to
the Aggregated Bit Vector (ABV) algorithm, whose performance can be improved
by up to a factor of 1.5×.
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5.1 Accelerating One-dimensional Searches
As explained in Section 4.3.1, the BV Search classification process executes two
consecutive execution phases to classify an incoming packet p with the header
fields hp = (hp1, . . . , h
p
d): d one-dimensional searches and combination of the
one-dimensional results. In the first phase, the BV algorithm needs to locate the
intervals Ijkj , such that
∀j ∈ {1, . . . , d} : hpj ∈ Ijkj . (5.1)
The original publication [76] explicitly suggests to employ binary search to locate
the intervals Ijkj , which leaves the first BV search phase with
O(d · log(n)) (5.2)
execution steps. Without loss of generality, we say that a dimension j is large iff
|Hj | > 216, otherwise we say that the dimension j is small.
5.1.1 Direct Lookups for Small Dimensions
During the BV Search data structure creation, a header field domain Hj is parti-
tioned into δj intervals, with
1 ≤ δj ≤ min
(︂
2 · n+ 1, 2Yj
)︂
. (5.3)
Accordingly, in dimension j, a binary search within these intervals requires
O(log(δj)) many steps to complete.
Our first acceleration approach is inspired by the first stage of the RFC ap-
proach [62] and exploits the fact that certain network packet header field domains
Hj require only few bits Y j for representation. For example, in IP packets, TCP
or UDP port fields are represented with sixteen bits, while the protocol (for IPv4
packets) and the next header (for Internet Protocol Version 6 (IPv6) packets)
are encoded in only eight bits. These domains are small enough to allow for
an explicit interval table representation, which can be looked up directly using
the corresponding header field. Figures 5.1 and 5.2 provide an example for a
one-dimensional rule set in a small dimension, for which such a lookup table is
computed.
Although such an interval lookup table requires significantly more memory than
simply storing the interval end points for binary search purposes, it enables O(1)
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Fig. 5.1: Intervals for a rule set in a three-bit dimension.
Header value 0 1 2 3 4 5 6 7
Interval index 1 1 2 2 3 4 4 5
Fig. 5.2: The interval lookup table corresponding to Figure 5.1.
access to the desired interval index kj . In comparison to RFC, however, we
only apply this technique to small dimensions, which leads to a comparatively
small memory overhead. Moreover, in contrast to RFC, this overhead is constant
for all rule set sizes, because we do not compute table crossproducts based on
equivalence IDs.
5.1.2 JITing Binary Searches in Large Dimensions
As discussed in the previous section, lookup tables for quick interval header-to-
interval mappings are only practical for small dimensions j with relatively small
header field domains Hj , as the number of table entries grows exponentially
with |Hj |. Therefore, as suggested in [76], binary searching the intervals of
large dimensions is preferable to direct table lookups, since storing the interval
delimiters is significantly less memory intensive. Generally, a binary search in
dimension j can be represented as a function
bsj : Hj × P (Hj)→ N0, (5.4)
Fig. 5.3: The intermediate binary search tree that is to be JIT-compiled into machine
code.
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that uses a header field in Hj to search in a list of interval delimiters, which is an
element of the power set of Hj . In the remainder of this section, we refer to the
interval delimiters in dimension j by δj .
In order to accelerate the binary search in a large dimension j, we propose to
specialize the binary function bsj to an unary function bsjδj by partially evaluating
the binary search with respect to the interval delimiters δj . That is, for each large
dimension j, we generate a specialized binary search by embedding the interval
delimiters as well as the corresponding comparison instructions directly into the
instruction stream that is executed whenever a packet needs to be classified. We
do this by JIT-compiling specialized binary search functions
bsjδj : Hj → N0 (5.5)
for every large dimension j when a rule set R is loaded. To this end, we add
two additional preprocessing steps to the standard BV Search data structure
creation operation: first, after the interval delimiters have been collected, we
generate a corresponding binary search tree structure. Second, the binary search
tree is traversed in pre-order to generate the machine instructions that directly
implement this specific search tree. The generated machine code inlines the tree’s
left branches and does neither require addition nor shift operations. Furthermore,
data memory loads due to the embedded constants are avoided.
At run time, whenever a header field hj needs to be mapped to an interval I
j
kj
in
a large dimension j, we call the specialized binary search function bsjδj , i. e.,
kj ← bsjδj (hj) . (5.6)
In order to allow for branchless iteration over all dimensions (i. e., small and large
ones), the table lookups in small dimensions are also JIT-compiled. That way,
we can simply store a function pointer for each dimension that is called during a
classification operation, without the need to test whether a dimension is large or
small in every loop iteration over the dimensions, as shown in Listing 5.2.
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1 cmp rd i , 0x00000004
2 ja L1
3 cmp rd i , 0x00000003
4 ja L3
5 cmp rd i , 0x00000001
6 ja L4
7 mov rax , 0x00000000
8 re t
9 L4 :
10 mov rax , 0x00000001
11 re t
12 L3 :
13 mov rax , 0x00000002
14 re t
15 L1 :
16 cmp rd i , 0x00000006
17 ja L2
18 mov rax , 0x00000003
19 re t
20 L2 :
21 mov rax , 0x00000004
22 re t
Listing 5.1: Assembly code for the JIT-compiled binary search function that corresponds
to the search tree in Figure 5.3, with inlined left branches. Note that the
interval indices are zero-based.
5.2 Accelerating the Aggregation Phase
We now turn our attention to the acceleration of the BV Search aggregation phase.
Having located the indices kj of the intervals I
j
kj
during the one-dimensional
searches, the BV algorithm retrieves the corresponding bit vectors V jkj . For each
dimension j, the vector bit V jkj [i] is set to one if the rule Ri matches the header
field hpj , otherwise it is set to zero. As such, the position i
∗ of the first set bit in
the vector
Vres =
d⋀︂
j=1
V jkj (5.7)
provides the index of the most highly prioritized matching rule Ri∗ . In the original
BV publication [76], the authors suggest to store the vectors in chunks of width w,
the system’s memory word width. They also argue that the worst-case execution
time decreases with increasing w. As such, the BV aggregation phase takes
O
(︃
d ·
⌈︃
n
w
⌉︃)︃
(5.8)
time, with w being typically 32 or 64 on currently used CPUs. Listing 5.3 shows
our C implementation of the BV Search aggregation phase using 64 bit words.
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1 s i z e _ t
2 JVS to r age_ c l a s s i f y (
3 JVStorage * storage ,
4 Header* header ) {
5
6 Vec to r In t e r va lS to r age * v i _ s t o r age = storage−>vi_ s to rage_ ;
7 const s i z e _ t num_dims = vi_s to rage−>num_dims_ ;
8 B i tVec to r ** vec to r s = storage−>tmp_vectors_ ;
9
10 // Gather the vec to r s f o r each dimension by c a l l i n g
11 // JIT−compiled func t i on s .
12 for ( s i z e _ t i = 0; i < num_dims ; ++i ) {
13 const F i e ldVa l f i e l d = header−>f i e l d s _ [ i ] ;
14 B i tVec to r ** dim_vectors = v i_ s to rage−>vec to r s_ [ i ] ;
15
16 // Execute i n t e r v a l lookup using a JIT−compiled func t ion .
17 // We do not need to branch here , because the t ab l e lookups
18 // fo r smal l dimensions are a l so JIT−compiled .
19 J i t P r o c _ t b in_search_func = storage−>bin_searches_ [ i ] ;
20 const s i z e _ t index = bin_search_func ( f i e l d ) ;
21 vec to r s [ i ] = dim_vectors [ index ] ;
22 }
23 // Now we look fo r the f i r s t s e t b i t in the aggregat ion phase .
24 return Bi tVec tor_aggregat ion_phase ( vec tor s , num_dims ) ;
25 }
26 }
Listing 5.2: Our C implementation of JITed one-dimensional searches.
Current Intel and AMD CPUs provide support for Streaming SIMD Instructions
(SSE) and Advanced Vector Extensions (2) (AVX(2)) instructions, which operate
on 128 and 256 bit registers, respectively. More recent Intel CPUs also implement
the Advanced Vector Extensions 512 (AVX-512) instruction set, thereby further
extending SIMD register sizes to 512 bits [169]. We now aim to improve the
performance of the machine-word bit vector aggregation phase by utilizing SIMD
instructions to AND the vectors and to retrieve the position of the first set bit.
As such, we need to provide vectorized formulations for Step 1 and Step 2 from
Listing 5.3, respectively.
Each of the abovementioned instruction sets provides direct implementations for
loading and ANDing W -bit words, with W being 128 for SSE, 256 for AVX(2),
and 512 for AVX-512, respectively. Without loss of generality, we only describe
the BV Search aggregation step for AVX-512 in the remainder of this section,
as ports to SSE and AVX(2) are straightforward. For example, AVX-512 defines
the vmovdqa64 and vpandq instructions for loading and ANDing. As such, Step
1 can be directly ported to the corresponding SIMD variant, as demonstrated
in Listing 5.4 in lines 11 to 19 for AVX-512. Note that we use Intel intrinsic
functions [170] instead of inline assembly code for readability reasons.
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1 s i z e _ t
2 B i tVec tor_aggregat ion_phase (
3 const B i tVec to r ** vec tor s ,
4 const s i z e _ t num_vectors ) {
5
6 const s i z e _ t num_words = vec to r s [0]−>num_words_ ;
7 // Loop over the 64−b i t vec to r words .
8 for ( s i z e _ t i = 0; i < num_words ; ++i ) {
9 // Step 1: ANDing the vector words.
10 uint64_t word = vec to r s [0]−>words_ [ i ] ;
11 for ( s i z e _ t j = 1; j < num_vectors ; ++j ) {
12 word &= vec to r s [ j ]−>words_ [ i ] ;
13 }
14
15 // Step 2: Finding the first set bit.
16 // I f the ANDed word i s g rea t e r than zero ,
17 // at l e a s t one b i t i s s e t .
18 i f (word > 0) {
19 // Return the o f f s e t of the s e t b i t .
20 // _ _ b u i l t i n _ c t z l l i s a gcc b u i l t i n f o r the
21 // ‘ tzcnt ‘ i n s t r u c t i o n which counts the number
22 // of t r a i l i n g zero b i t s .
23 // Our implementation s t o r e s the most h igh ly
24 // p r i o r i t i z e d b i t a t the l e a s t s i g n i f i c a n t po s i t i on .
25 return (1 + i * 64 + _ _ b u i l t i n _ c t z l l (word ) ) ;
26 }
27 }
28 // A re turn value of 0 i nd i c a t e s no match .
29 return 0;
30 }
Listing 5.3: Our C implementation of the BV Search aggregation phase using 64 bit
words.
Step 2, the extraction of the first set bit’s position from the ANDed result vector,
is slightly more involved because of two reasons: first, except for SSE, there
exists no instruction to test whether an entireW -bit word x is zero, and second,
the instruction sets also lack an instruction to find the index of the most highly
prioritized set bit. Therefore, we perform a vectorized comparison of x against
32-bit zeros, which yields a 16-bit result mask m, as shown in lines 23 to 27 in
Listing 5.4. Here, a mask bit m [i] is set iff x [32 · i+ 31 .. 32 · i] ̸= 0. Also, we
store x on the stack in order to achieve subword access (lines 33 to 34). If m ̸= 0,
at least one 32-bit word inside x contains a set bit, otherwise we continue to the
next 512-bit vector word. The most highly prioritized set bit in x is extracted as
follows: first, we find the most highly prioritized 32-bit subword u in x with s ̸= 0
by finding the index of the most highly prioritized set bit in m (lines 36 to 38).
Second, we extract the position of the most highly prioritized bit in u. The final
desired index i∗ can now be computed by adding the bit offsets of the word x, the
subword u, and index of the most highly prioritized bit in u (line 43).
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1 s i z e _ t
2 Bi tVector_aggregat ion_phase_512 (
3 const B i tVec to r ** vec tor s ,
4 const s i z e _ t num_vectors ) {
5
6 const s i z e _ t num_words = vec to r s [0]−>num_words_ ;
7 const s i z e _ t num_vector_words = num_words / 8;
8 // Loop over the 512−b i t vec to r words .
9 for ( s i z e _ t i = 0; i < num_vector_words ; ++i ) {
10 // Step 1: ANDing the vector words.
11 const s i z e _ t add r_o f f s e t = i * 8;
12 const uint64_t * addr = vec to r s [0]−>words_ + addr_o f f s e t ;
13 __m512i vector_word = _mm512_load_epi64 ( addr ) ;
14 for ( s i z e _ t j = 1; j < num_vectors ; ++j ) {
15 vector_word = _mm512_and_epi64(
16 vector_word ,
17 _mm512_load_epi64 ( vec to r s [ j ]−>words_ + addr_o f f s e t )
18 ) ;
19 }
20
21 // Step 2: Finding the first set bit.
22 // 32−b i t−wise vec to r i z ed comparison with zero .
23 #def ine NOT_EQUAL_OP 4
24 const uint16_t mask = _mm512_cmp_epi32_mask( vector_word ,
25 _mm512_setzero_si512 ( ) ,
26 NOT_EQUAL_OP) ;
27 #undef NOT_EQUAL_OP
28 // I f the mask i s not zero , a t l e a s t one b i t i s s e t in the ANDed
29 // 512−b i t vec to r word .
30 i f (mask != 0) {
31 // Store the ANDed 512−b i t vec to r word as consecu t i ve
32 // 32−b i t words .
33 uint32_t words [16] ;
34 _mm512_store_si512 (words , vector_word ) ;
35 // Find the f i r s t 32−b i t word tha t i s not zero .
36 const s i z e _ t word_index = __bu i l t i n _ c t z (mask ) ;
37 const s i z e _ t word_of f se t = 32 * word_index ;
38 const uint32_t word = words [word_index ] ;
39 // Find the index of the f i r s t s e t b i t in the 32−b i t word .
40 const s i z e _ t b i t _ o f f s e t = __bu i l t i n _ c t z (word ) ;
41 const s i z e _ t avx_word_of fset = i * 512;
42 // Return the po s i t i on of the f i r s t s e t b i t in the vec to r .
43 return (1 + avx_word_of fset + word_of f se t + b i t _ o f f s e t ) ;
44 }
45 }
46 // A re turn value of 0 i nd i c a t e s no match .
47 return 0;
48 }
Listing 5.4: Our C implementation of the BV Search aggregation phase using 512 bit
words, using Intel intrinsic functions.
Using this methodology, the number of iterations in the outer loop is reduced
by factors of 2 for SSE, 4 for AVX(2), and 8 for AVX-512, which can significantly
increase the performance of the linear runtime component in the BV Search
approach.
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Classification Data structure Data structure Memory
Approach
operation creation update requirements
Related work
Bit Vector
Search [76]
O
(︁
d · log(n) + d
⌈︁
n
w
⌉︁)︁
O(dn2) O(dn2) O(dn2)
Proposed approach
Jit Vector O
(︁
(d− ds)log(n) +
Search ds + d
⌈︁
n
W
⌉︁ )︁ O (︁dn2 + 2Ysds)︁ O (︁dn2 + 2Ysds)︁ O (︁dn2 + 2Ysds)︁
n: number of rules d: number of dimensions w: machine word width W : SIMD word width
ds: number of small dimensions Ys: maximum number of bits in small dimensions
Tab. 5.1: Jit Vector Search performance characteristics, in comparison to related work.
5.3 Performance Characteristics
When compared to the original BV Search algorithm, the Jit Vector Search ap-
proach provides increased classification performance due to quick table lookups
in small dimensions, specialized binary searches in large dimensions, and SIMD-
based vector operations during the aggregation phase. These performance im-
provements come at the cost of a moderate increase in the required memory
footprint as well as the data structure preprocessing time, due to the complete
lookup table computation and machine code generation steps. The usage of SIMD
instructions comes at little additional memory overhead, because bit vectors need
to be zero-padded to ⌈︃
n
W
⌉︃
·W (5.9)
many bits in order to enable special-case-free iteration over the vectors, as shown
in the outer loop in Listing 5.4. Table 5.1 summarizes the key performance
indicators of the Jit Vector Search in comparison to BV Search. The table en-
tries also apply for the ABV Search approach, which offers the same worst-case
complexities.
5.4 Evaluation
Having discussed the theoretical performance characteristics of the proposed Jit
Vector Search in Section 5.3, we now present the results of our practical evaluation.
During the evaluation, we focus on three key performance indicators, namely
classification speed, search data structure memory consumption, and search data
structure preprocessing time. We evaluate these characteristics with respect to
the Geometric Packet Classification Problem, as introduced in Section 2.3, as the
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GPCP provides the most common ground for the different algorithmic techniques
under scrutiny. The goal of this section is to demonstrate the viability of Jit Vector
Search in terms of the abovementioned practical metrics, when compared to
existing basic as well as state-of-the-art classification approaches.
5.4.1 Experiment Setup
In order to evaluate the different variants of Jit Vector Search and as well as
existing work, we use the tool ClassBench [132] to generate rule sets and packet
header traces. For each rule set size in
{2i|i ∈ {4, 6, 8, 10, 12, 14, 16}}, (5.10)
we generate 144 different synthetic five-dimensional geometric rule sets, each
with a corresponding header trace of 50,000 headers. The five packet header
dimensions are source and destination IPv4 address fields, source and destination
port fields, as well as the layer four protocol field. The packet headers in every
trace are uniformly distributed over the rules in the corresponding rule set, such
that each rule approximately matches the same amount of headers. Furthermore,
every packet header always matches at least one rule, i. e., there are no packet
headers in a trace which do not match at least a single rule in the corresponding
rule set. As such, our evaluation data consists of 1,008 different synthetic rule
sets alongside their corresponding traces.
The classification algorithms used during the evaluation are the proposed (Ag-
gregated) Jit Vector Searches for SSE, AVX(2), and AVX-512 instructions set
enhancements, alongside the existing (Aggregated) Bit Vector Searches [31, 76],
the RFC algorithm [62], Tuple Space Search [127], the HiCuts [63] and Hyper-
Split [107] decision tree approaches, and Linear Search. We do not include On
Demand Crossproducting (ODC) [128] in the list of evaluated existing approaches,
because ODC, in contrast to all other regarded algorithms, heavily relies on tem-
poral locality of the processed traces. This trait, however, is not provided by our
experiment setup, which negatively biases ODC’s classification performance. As
such, we argue that the ODC classification results from our experiment are not
representative and are therefore not shown.
For each (Algorithm A, rule set R with corresponding trace T ) combination, we
conduct the following experiment: first, A’s search data structure SA is computed,
the required build time and memory footprint are recorded. Second, the search
data structure SA is used to classify each header in the trace T , the classification
time as well as the match indices are recorded. Finally, the recorded match indices
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are compared against a precomputed Linear Search result in order to ensure
correctness. The data structure construction, the header classifications, and the
result verification are executed in a userspace tool written in C, which is compiled
using gcc 7.4 with the following flags:
-Wall -Werror -Wextra -pedantic-errors -std=gnu99 -march=native -O2.
The rule sets and header traces are read from simple text files, such that no real
network access and packet parsing is required. The evaluation is conducted on an
otherwise idle Ubuntu 18.04 Linux system, which runs on an Intel i9-7900X CPU
with 64GB of RAM.
Finally, it is important to note that we must take two precautions in order to
prevent algorithm misbehaving: we limit the data structure creation time to at
most five minutes, and also, we limit the total amount of allocatable memory
for search data structure to four gigabytes. These precautions are essential
because the RFC, HiCuts, and HyperSplit algorithms might require several hours
of data structure preprocessing due to RFC crossproduct explosions [58, 81] or
misbehaving decision tree cut heuristics [83]. If at least one of these limitations is
hurt, we consider the algorithm search data structure creation as failed.
5.4.2 Classification Time, Memory Footprint, Preprocessing
Time
We begin the review of our algorithm performance evaluation by inspecting the
number of observed unsuccessful search data structure creation attempts for the
different approaches, as illustrated in Figure 5.4. The figure shows that, with
increasing rule set size, the number of forcefully terminated builds increases for
the RFC, HiCuts, and HyperSplit algorithms. This is especially well visible for
rule sets with 65,536 rules, where 33.3% of the RFC builds, 84.0% of the HiCuts
builds, and 95.1% of the HyperSplit builds are unsuccessful. As we can see at
the example of HiCuts, this can already happen at relatively small rule set sizes
of 256 rules. This behaviour is well known both for decision trees [122, 137] as
well as RFC [58, 81] and is considered a major obstacle for practical classification
system implementations, such as Open vSwitch [105]. Despite this fact, these
approaches, and especially RFC, are amongst the fastest algorithms with respect
to classification performance, as we will see in the remainder of this section. We
note that all other evaluated algorithms do not suffer from the abovementioned
scalability problems.
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Fig. 5.4: Forcefully terminated algorithm search data structure creation attempts for the
RFC, HiCuts, and HyperSplit approaches for different rule set sizes.
Having discussed the scalability issues of existing best-in-class approaches, we now
move on the measured average algorithm classification times, memory footprints,
and preprocessing times, which are summarized in Figure 5.5, Figure 5.6, and
Figure 5.7, respectively. Figure 5.5 shows that the JITing of the binary searches
leads to improved classification performance for every regarded rule set size,
when applied to the vanilla (Aggregated) Bit Vector Search algorithm. However,
the results also imply that the JIT can be considered a micro optimization, as the
performance gain is scarcely influenced by the number of rules. The biggest rela-
tive performance gain factor of up to 1.5× (for the Bit Vector Search) is achieved
for small rule sets with 16 or 32 rules, where the Jit Vector Search algorithm
provides the overall best classification performance. The gain in classification
performance, however, is bought by a significant increase in memory footprint
and preprocessing time, as shown in Figure 5.6 and Figure 5.7, respectively. This
overhead is mainly caused by the lookup table computation for small dimensions,
which is constant and becomes less significant with an increasing number of
rules.
When taking a look at the classification performance of the (Aggregated) Jit Vector
Search approaches with SIMD instructions, we notice that for smaller rule set
sizes than 1,024 rules, the non-SIMD variants are slightly faster. This is explained
by the SIMD way to compute the index of the first bit, which is more complex than
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the native 64 bit variant, as well as the SIMD register loads, as shown in Listing 5.3
and Listing 5.4. For larger rule set sizes with at least 1,024 rules, however, we
clearly observe a significant performance improvement for the Jit Vector Search up
to a factor of 2.6×. Also, as expected, for large rule sets, the performance gain in-
creases with the SIMD instruction bit widthW . In case of the Aggregated Jit Vector
Search, the performance gain is significantly smaller. The reason for this behaviour
is the fact that the Aggregated Bit Vector Search can skip many vector operations
due to sparsely populated vectors, as explained in Section 4.3.2. As such, it does
not take the same large advantage of SIMD instructions as the non-aggregated
variant, as it performs significantly fewer vector operations. Nevertheless, the
combination of SIMD instructions and the binary search JIT brings the Aggregated
Bit Vector Search close to RFC’s performance, without suffering from scalability
issues and at significantly faster preprocessing times and lower memory footprints.
When compared to other high-performance algorithms, namely HiCuts and Hy-
perSplit, we see that the fastest (Aggregated) Jit Vector Search variant always
beats the decision tree algorithms in terms of classification performance. When it
comes to preprocessing time and memory footprint, this is also true for medium
to large rule set sizes.
Finally, we take a look at the dynamic Linear Search and Tuple Space Search
approaches. While these algorithms provide superior preprocessing performance
and low memory footprints, they clearly do not scale for larger rule set sizes
with respect to lookup speed. For rule sets with 64K rules, our fastest Jit Vector
approach is about 3,667× faster than Linear Search and about 436× faster than
Tuple Space Search. It should be mentioned that also for small rule set sizes,
the Bit/Jit Vector Searches clearly outperform Linear Search and Tuple Space
Search.
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Fig. 5.5: Average algorithm classification times for different rule set sizes required for
traces of 50K headers. Note that the RFC, HyperSplit, and HiCuts results only
show results of successful search data structure builds.
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Fig. 5.6: Average memory footprints of algorithm search data structures for different
rule set sizes. Note that the RFC, HyperSplit, and HiCuts results only show
results of successful search data structure builds.
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Fig. 5.7: Average preprocessing times of algorithm search data structures for different
rule set sizes. Note that the RFC, HyperSplit, and HiCuts results only show
results of successful search data structure builds.
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5.5 Limitations
Generally, the proposed Jit Vector Search approach achieves better classification
performance at the cost of larger memory footprints and higher preprocessing
times, while still keeping its scalability, in contrast to decision tree algorithms [63,
107] or RFC [62]. Despite its performance gains, Jit Vector Search comes at high
costs in terms of memory footprint and preprocessing time for smaller rule set
sizes. While this is not a problem for scenarios where the rule set only changes
seldom or moderately often, it might render the usage for our proposed approach
impossible for highly dynamic environments, such as SDNs. In fact, we address
this issue in Chapter 6.
Furthermore, dynamic code generation may lead to security concerns in certain ap-
plications, especially when the generated code is executed with kernel privileges.
However, this seems to be a minor issue, especially when we take current develop-
ment in the Linux kernel into account, which also uses dynamic code generators
and specific static checkers to validate the generated instruction stream [34, 99].
In fact, it is always possible to ensure the validity of the generated binary search
trees and lookup tables, as they never include any backward jumps and do not
contain function calls.
Although Jit Vector Search is primarily designed to efficiently solve the Geometric
Packet Classification Problem, it can be adjusted to also tackle the Complex Packet
Classification Problem. This can be achieved through iteration over the result
vector and executing potentially existing complex checks that belong to rules with
set bits.
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6The SFL Classification Algorithm
Two of the most difficult challenges a classification system can face are the
line speed packet processing requirement and the ability to quickly process rule
set updates, especially when used in dynamic environments. Many existing
approaches to packet classification mainly aim to to accelerate the classification
process, ranging from fast classification algorithms [31, 62, 63, 76, 107, 128]
and rule set optimization techniques [49, 12, 13, 65, 84, 88] to hardware-
centric approaches [3, 56, 15, 136, 138]. Most of these works require significant
preprocessing times to set up their search data structures, which in turn can be
traversed quickly when a packet enters the classification system. In consequence,
they provide excellent lookup performance in setups where the rule set does not
change often, such as static security policies. However, if the classification system
is used in dynamic environments with frequent rule set changes at run time,
such as SDNs, the ability to quickly update the search structure is of paramount
importance. Unfortunately, existing approaches that support dynamic updates
either come with comparatively slow classification performance [61, 105, 127] or
require specific hardware setups [2, 120, 136].
In this chapter, we contribute the SFL approach, which is a technique to equip a
given classification algorithm with the ability to quickly process updates while still
maintaining high lookup performance. Specifically, we can augment an arbitrary
existing classification algorithm A (the Fast) with a list-based update buffer B
(the Lazy), as sketched in Figure 6.1. Rule set updates for the classification
system, which are applied at system run time, are not installed immediately in
the search structure of A, but are inserted in the update buffer B as well as in a
master rule set (the Small). When a network packet is to be classified, it is first
matched using A’s search data structure to compute a preliminary classification
decision. Subsequently, this decision is checked based on the buffer and master
rule set contents whether it is in conflict with a rule set update and is potentially
modified. After sufficiently many updates have been collected, the classification
data structure can be re-built once, thereby flushing the update buffer.
The main results of our evaluation are threefold: first, we demonstrate that
existing fast classification algorithms fail to meet the requirements of highly
dynamic environments, which results in severe throughput penalties. Second,
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Fig. 6.1: Sketch of the SFL classification algorithm components.
we show that existing algorithms which support high update rates fall short
in terms of throughput. Third, we show that fast SFL-“upgraded” algorithms
perform significantly faster in dynamic environments than both existing fast and
updateable classification algorithms. Specifically, some SFL-equipped algorithms
can perform about an order of magnitude faster than the state-of-the-art dynamic
algorithm Tuple Space Search [105, 127] while processing up to 60 updates per
second.
6.1 System Interface
Before we dive into the details of the proposed SFL classification approach, we
first describe a set of common basic procedures which most packet classification
systems, such as firewalls or SDN switches, need to provide in order to be of
practical use.
6.1.1 Fundamental Procedures
For a given classification system C and a classification algorithm A, which is run in
C to process incoming network packets, we consider the following two procedures
to be indispensable for practical operation:
80 Chapter 6 The SFL Classification Algorithm
First, it must be possible to install a rule set R in the classification system C in
order to guide C ’s classification process. As the classification process is driven by
the algorithm A, a suitable search data structure SA,R must be computed upon
rule set installation. We refer to the procedure, which translates a rule set R to
A’s corresponding search data structure SA,R by spawn(A,R), with
SA,R ← spawn(A,R). (6.1)
When a network packet p is processed by C, p is used to query SA,R for the most
highly prioritized matching rule. That is, the search data structure SA,R is used
in the implementation of the rule set decision function fR (2.41), as described in
Chapter 2. Although SA,R often only computes the index i∗ of the most highly
prioritized matching rule Ri∗ , as described in Chapter 4, the corresponding action
ai
∗
can easily be retrieved from R using the index i∗ through, e. g., a direct table
lookup. As such, we introduce the procedure classify(p, SA,R), which computes
the index i∗ of the most highly prioritized matching rule Ri∗ for a packet p by
using A’s search data structure, i. e.,
i∗ ← classify(p, SA,R). (6.2)
6.1.2 Update Procedures
Having discussed the two fundamental spawn and classify procedures, which allow
a classification system to be operated using an initial rule set
R = ⟨R1, . . . , Rn⟩, (6.3)
we now consider rule set updates. More specifically, we focus on rule insertions and
rule deletions, because these two operations allow for arbitrary rule set changes.
For a rule set R with n rules and an index i ∈ {1, . . . , n + 1}, we model the
insertion insert(R′, i,R) of a new rule R′ into R as
R′ := ⟨R1, . . . , Ri−1, R′, Ri, . . . , Rn⟩ ← insert(R, i, R′), (6.4)
such that |R′| = |R|+ 1.
Analogously to rule insertion, we use the following semantics for a rule deletion
delete(R, i), with i ∈ {1, . . . , n}:
R′ := ⟨R1, . . . , Ri−1, Ri+1, . . . , Rn⟩ ← delete(R, i), (6.5)
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such that |R′| = |R| − 1.
An update to a rule set R is either a deletion or an insertion. If the rule set
R changes to another rule set R′ due to an update operation ∆, SA,R must be
adjusted by the classification system in order to correctly classify packets with
respect to the rule set change. This can either happen incrementally or through a
complete rebuild of the search data structure. Let the expression ∆(SA,R) denote
the incrementally updated search structure, and SA,R′ the search structure which
is obtained through spawn(A,R′). It is indispensable that ∆(SA,R) and SA,R′ are
equivalent, i. e.,
∀p ∈ PMTU : classify(p,∆(SA,R)) = classify(p, SA,R′). (6.6)
6.1.3 Initial and Master Rule Set
We assume that a classification system C is always provided with an initial rule
set RI that is installed in C using the spawn procedure. Also, we assume that C
always has access to the currently active rule set which we call the master rule
set RM . The master rule set RM contains all rule set updates that have been
executed since the installation of RI . Furthermore, update operations, such as
rule deletions or insertions, always target the master rule set, as it represents the
current system configuration. That is, for the total sequence of update operations
∆1,∆2, . . . ,∆k that have been issued since the installation of RI , RM is defined
as
RM := ∆k (. . .∆2(∆1(RI))) . (6.7)
From an administrator’s or SDN controller’s point of view, RM reflects the desired
behaviour of the classification system C. In this chapter, we assume that the
classification system provides the following semantics: as soon as the master rule
set is changed either manually or programmatically, the classification system must
process incoming packets with respect to the changed master rule set. This property
synchronizes the system’s classification behaviour with the intended semantics
of the installed rule set. Therefore, a non-hybrid system must propagate changes
to RM immediately to the search data structure of the utilized classification
algorithm.
Unfortunately, for many fast classification algorithms, both spawn(A,R′) as well
as incremental updates take a considerable amount of time. As a consequence, the
computation of ∆(SA,R) is as expensive as the costly execution of spawn(A,R′)
in many cases. C, however, must respect the master rule set’s semantics and
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Fig. 6.2: Illustration of a classification system C ’s packet throughput over time when
processing updates to the master rule set RM . The red lines represent the
durations in which C cannot utilize the search data structure SA,RM , as it is
(re)computed. The green lines represent the durations in which C can fully
benefit from the classification algorithm A’s performance due to access to an
up-to-date search data structure.
thus cannot rely solely on an outdated search data structure. As such, until the
(possibly in a separate thread) recomputed search data structure is available, C
must either stop processing packets or use the current master rule set as a fallback
classifier, both of which can severely diminish the classification throughput in case
of frequent rule set updates. This circumstance is sketched in Figure 6.2.
In the remainder of this chapter, we address this problem and propose a classifi-
cation system design that allows, for a given existing classification algorithm A,
the fast computation of ∆(SA,R) that is correct with respect to (6.6) and can be
searched efficiently.
6.2 Update Buffer
In order to facilitate quick rule set updates, the SFL system relies on a data
structure called the update buffer B. Instead of immediately computing the
adjusted search data structure SA,R′ in case of a rule set update ∆ with
R −−−−−→
Update ∆
R′, (6.8)
SFL inserts the ∆ operation into the update bufferB, which, in essence, is a linear
list of delayed updates. We call each element in B an update node, each of which
is either an insert node or a delete node, depending on the type of the update. B is
structured in a way that allows to correct potential wrong classification results
provided by the now outdated search data structure SA,R, as we will explain in
Section 6.3. In the remainder of this section, however, we focus on how rule
insertions and deletions can be implemented within B.
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6.2.1 Indices
In order to provide meaningful semantics for update nodes, we assign two indices
to every rule R in the master rule set RM , namely the initial index ιI(R) and the
master index ιM (R). The initial index ιI(R) refers to the position of the rule R in
the initial rule set RI , i. e.,
ιI(R) :=
⎧⎪⎨⎪⎩R’s position (> 0) in RI , if R ∈ RI0, otherwise (6.9)
The master index ιM (R) is R’s current position in the master rule set RM . While
ιI(R) does not change until the spawn procedure is executed the next time, ιM (R)
can change due to rule insertions or deletions. In the remainder of this chapter,
we use the implicit notation
R
y(=ιI(R))
x(=ιM (R)) (6.10)
to denote a rule R’s initial and master indices.
For example, consider the initial rule set
RM ← RI = ⟨R11, R22, R33⟩. (6.11)
If we insert the new rule R′ at index 3, i. e., execute insert(RM , 3, R’), the master
rule set changes to
RM ← ⟨R11, R22, R03(= R′), R34⟩. (6.12)
A subsequent deletion of the rule at master index 1 yields the following master
rule set:
RM ← ⟨R21, R02(= R′), R33⟩ (6.13)
6.2.2 Rule Insertions
In order to insert a rule R at master index i, the SFL system first inserts R into
the master rule RM set by executing insert(RM , i, R). Next, the system creates an
insertion node
N insert = (R⃗, ψ(i)) (6.14)
which stores a pointer R⃗ to rule R and a reference index ψ(i). Descriptively, the
reference index ψ(i) is used to recognize all rules in RI which have a lower
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1 function REFERENCE_INDEX(Master rule set RM , Initial rule set RI , Index i)
2 return min
(︂
{j | Rjk ∈ RM ∧ i ≤ k ∧ j ̸= 0} ∪ {|RI |+ 1}
)︂
3 function SFL_INSERT(Update buffer B, Master rule set RM , aaaaaaaaaaaaaa
Initial rule set RI , Index i, Rule R)
4 INSERT(RM , i, R0i )
5 ψ(i)← REFERENCE_INDEX(RM , RI , i)
6 ADD_INSERTION_NODE_TO_UPDATE_BUFFER(B, N insert = (R⃗0i , ψ(i)))
Algorithm 6.1: Pseudocode for the SFL insertion procedure SFL_INSERT.
priority than the newly inserted rule R. More specifically, ψ(i) is determined by
ψ(i) := min
(︂
{j | Rjk ∈ RM ∧ i ≤ k ∧ j ̸= 0}⏞ ⏟⏟ ⏞
The set of initial indices of rules in RI
which are less highly prioritized than R
∪ {|RI |+ 1}⏞ ⏟⏟ ⏞
Marker value
)︂
. (6.15)
If ψ(i) = |RI |+ 1, then there is no rule in RI which is less highly prioritized than
R. The reference index is of critical importance for the SFL classification process,
because it is used as a termination criterion while iterating over the update buffer,
which is described in Section 6.3.
In the last step, the SFL system inserts the newly created insertion node N insertk =
(R⃗, ψ(i)) into the linear update buffer B, such that the following invariant is
maintained:
∀ N inserti = (R⃗x, ·), N insertj = (R⃗y, ·) ∈ B : x < y ⇐⇒ pos(N inserti ) < pos(N insertj ),
(6.16)
with
pos(Ni) (6.17)
being an insertion node’s position in the update buffer. In essence, Invariant 6.16
states that insertion nodes inB have the same relative ordering as the correspond-
ing rules in RM , which is important for the SFL classification operation. The SFL
rule insertion procedure is summarized in Algorithm 6.1. We illustrate the above
described rule insertion process with a sequence of insertions in Figure 6.3.
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(a) Situation immediately after the execution of spawn(A,RI). The update buffer B is empty, and
RM = RI . The search data structure SA,RI implements the matching semantics of RI .
(b) Situation immediately after the execution of SFL_INSERT(B,RM ,RI , 2, R′) with
R′ = ([15, 25] , a4). R′(= R02) is added to RM , and the update node N insert1 = (R⃗′, 2) is inserted
into B. Note that the master indices of less highly prioritized rules than R′ are incremented.
Fig. 6.3: Illustration of the SFL rule insertion process, using a one-dimensional
geometric rule set. The dark rules represent rules from the initial rule set RI ,
while blue rules are dynamically added to the master rule set RM after
spawn(A,RI). The solid lines represent the pointers stored in update nodes,
while the dashed lines represent the update nodes’ reference indices.
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(c) Situation immediately after the execution of SFL_INSERT(B,RM ,RI , 4, R′′) with
R′′ = ([28, 32] , a5). R′′(= R04) is added to RM , and the update node N insert2 = (R⃗′′, 3) is
inserted into B. Note that the master indices of less highly prioritized rules than R′′ are
incremented.
(d) Situation immediately after the execution of SFL_INSERT(B,RM ,RI , 2, R′′′) with
R′′′ = ([18, 22] , a6). R′′′(= R02) is added to RM , and the update node N insert3 = (R⃗′′′, 2) is
inserted into B. Note that the master indices of less highly prioritized rules than R′′ are
incremented. Furthermore, note that N3 is inserted in front of N1 in B, since R02 is more
highly prioritized than R03.
Fig. 6.3: Illustration of the SFL rule insertion process, using a one-dimensional
geometric rule set (continued).
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6.2.3 Rule Deletions
We now turn our attention to the deletion of rules in the SFL context. In contrast
to rule insertions, which always insert an update node into the update buffer B,
deletions must distinguish between two different kinds of rules: initial rules and
dynamic rules. For a rule Ryx ∈ RM , we say that Ryx is an initial rule iff y ̸= 0, i. e.,
if Ry ∈ RI . Otherwise, if y = 0, i. e., if Ryx ∈ RM \RI , then Ryx has been added
to the system after the execution of spawn(A,RI) and is thus called a dynamic
rule.
When a rule Ryx with master index x is to be deleted from the master rule set
using delete(RM , x), the SFL system first determines whether Ryx is dynamic. If
this is the case, then there must be a corresponding insertion node (R⃗yx, ·) in
the update buffer B, which was previously added by the SFL system in order to
correct potentially wrong classification results by the search data structure SA,RI .
Accordingly, the removal of (R⃗yx, ·) from B as well as the deletion of Ryx from
RM via the execution of delete(RM , x) are sufficient to implement the deletion
of dynamic rules, because it entirely reverses the change in matching semantics
through the previous insertion of Ryx.
However, if Ryx is an initial rule, the SFL system needs to add information to the
update buffer in order to cope with potentially incorrect classification results from
SA,RI . For example, consider the situation that SA,RI computes the matching
index i∗ = y after the deletion of Ryx, which is clearly incorrect (remember that
the rule Ryx ∈ RM corresponds to the rule Ry ∈ RI). Therefore, the system inserts
a deletion node Ndelete = y into B, which stores the initial index of the deleted
rule as its reference index. Similar to insertion nodes, we assert the following
invariant for the position of the deletion node inside of B:
∀ Ndeletei = x,Ndeletej = y ∈ B : x < y ⇐⇒ pos(Ndeletei ) < pos(Ndeletej )
∀ Ndeletei = x,N insertj = (·, y) ∈ B : x ≤ y ⇐⇒ pos(Ndeletei ) < pos(N insertj )
(6.18)
1 function SFL_DELETE(Update buffer B, Master rule set RM , Index i)
2 if ∃ R0i ∈ RM then
3 REMOVE_FROM_UPDATE_BUFFER(B, N insert = (R⃗0i , ·))
4 else
5 ADD_DELETION_NODE_TO_UPDATE_BUFFER(B, Ndelete = i)
6 DELETE(RM , i)
Algorithm 6.2: Pseudocode for the SFL deletion procedure SFL_DELETE.
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(a) Situation immediately after the execution of SFL_DELETE(B,RM , 5), which removed the
update node N2 from B and R05 from RM . Note that the master indices of less highly
prioritized rules than R05 are decremented.
(b) Situation immediately after the execution of SFL_DELETE(B,RM , 1), which removed R11 from
RM and inserted the update node Ndelete4 = 1 into B. Note that the master indices of less
highly prioritized rules than R11 are decremented.
Fig. 6.4: Illustration of the SFL rule deletion process, continued from Figure 6.3. The
dark rules represent rules from the initial rule set RI , blue rules are
dynamically added to the master rule set RM after spawn(A,RI). The solid
lines represent the pointers stored in update nodes, while the dashed lines
represent the update nodes’ reference indices.
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Descriptively, Invariant 6.18 first states that deletion nodes are sorted with respect
to their reference indices. Second, deletion nodes and insertion nodes are also
sorted with respect to their reference indices, but deletion nodes are always placed
in front of insertion nodes in case of reference index equality. We will revisit these
invariants during the description of the SFL classification process in Section 6.3.
The pseudocode for the above described deletion procedure is described in Al-
gorithm 6.2. Moreover, we continue our running example from Figure 6.3 in
Figure 6.4, which illustrates the two different deletion cases.
6.3 Classification Process
Having introduced the structure of the SFL update buffer in the previous section,
we now turn our attention to the SFL classification process. In order to classify an
incoming packet p, the SFL system first uses algorithm A’s search data structure
SA,RI to compute a preliminary matching index i
tmp. However, due to the fact
that since the computation of SA,RI , i. e., the last execution of spawn(A,RI),
several updates may have been installed in the update buffer B due to changes
to the master rule set RM , itmp may no longer be correct with respect to RM .
For instance, when considering the situation sketched in Figure 6.4b, a packet p
with the one-dimensional header hp = 15 matches on rule R1 ∈ RI , which is not
correct with respect to RM due to the previous deletion of R1. Instead, a look into
the master rule set reveals that the correct matching index would be i∗ = 2.
Therefore, the SFL system needs to potentially correct the preliminary matching
index by using the update information stored in the update buffer in a second
step. To this end, the update nodes in B are linearly traversed in ascending order
with respect to the nodes’ reference indices to determine if one of the following
situation occurs:
1. The packet p matches on a dynamic rule R0x ∈ RM , such that R0x is more
highly prioritized than Ri
tmp
y .
2. The rule Ri
tmp
y has been deleted and therefore does not exist in the master
rule set.
3. Neither (1) nor (2) occurs, but the matching index computed by SA,RI
potentially needs to be corrected because Ritmp ’s representation in the master
rule set Ri
tmp
y may now be stored at a different index y ̸= itmp.
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For the remainder of this section, we use the term Ψ(N) to refer to an update
node’s reference index, with
Ψ(N) :=
⎧⎨⎩ψ, if N is an insertion node with N = (·, ψ),y, if N is a deletion node with N = y. (6.19)
Situation 1. If the update buffer traversal yields an insertion node N = (R⃗0x, ψ)
with ψ ≤ itmp, we must test whether rule R0x matches p, because R0x is more highly
prioritized than Ri
tmp
y . If R
0
x indeed matches p, we know that i
∗ = x and that we
can terminate the classification process.
Situation 2. If the update buffer traversal yields a deletion node Ni = itmp, we
know that the rule Ritmp ∈ RI , has been deleted. Therefore, we must locate
the most highly prioritized rule Ri∗ in the master rule set RM . As such, the
SFL approach applies a linear search over the master rule set RM in this case,
because the linear search can directly operate on RM itself without requiring a
sophisticated search data structure. Furthermore, the update buffer structure
allows us to potentially prune the expensive linear search if one of the following
conditions is met:
I If there is an insertion node Nj ∈ B = (R⃗0x, y) with pos(Nj) = pos(Ni) + 1,
we know that the rule R0x is the next potential matching candidate for p due
to the node ordering invariants (6.16) and (6.18). Therefore, we can safely
begin the linear search at index x in the master rule set.
II If (I) is not met, let Nj = (R⃗0x, y) be the last traversed insertion node before
Ni. If such a node exists, we can safely begin the linear search at index x+1
in the master rule set, because we already know that the rule R0x does not
match p (see Situation 1).
Only if neither (I) nor (II) holds, we execute a full linear search over the master
rule set, as shown in Algorithm 6.3.
Situation 3. Because the nodes in B are ordered with respect to Ψ, the traversal
of B can be stopped if an update node N with
Ψ(N) > itmp (6.20)
is encountered. Remember that an insertion node N ’s reference index points
to the most highly prioritized rule in RI , in front of which N ’s dynamic rule is
inserted. Furthermore, a deletion node’s reference index points to a deleted rule in
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RI . If Condition (6.20) holds, then the rule set change encoded in N has no effect
on the currently classified packet p, as p matches on a more highly prioritized rule
in RI . Therefore, due to the node ordering invariants (6.16) and (6.18), we can
safely terminate the update buffer traversal in this situation. Moreover, we can
compute p’s final matching index i∗ with
i∗ = itmp + α, (6.21)
with
α := (number of traversed insertion nodes)
− (number of traversed deletion nodes).
(6.22)
as neither situation (1) nor (2) has occurred until now. This is explained by the
fact that every visited insertion node up to this point corresponds to a more highly
prioritized rule than Ritmp ∈ RI , which are placed in front of R′itmps representation
in the master rule set. Analogously, visited deletion nodes represent deletions
of more highly prioritized rules in RI , which decrement the position of Ritmp ’s
representation in the master rule set. Of course, the same reasoning can be
applied if the entire update buffer has been traversed.
We conclude this section with an illustration of the SFL classification procedure
pseudocode, which is shown in Algorithm 6.4, as well as two example classifica-
tions, using the situation sketched in Figure 6.4b.
Example 1 (hp = 18). As classify(SA,RI , p) yields the index itmp = 1 and because
N1 = 1, the master rule set is searched linearly, resulting in the matching index
i∗ = 1, (6.23)
which is correct with respect to RM .
Example 2 (hp = 26). classify(SA,RI , p) yields the index itmp = 2. Since the
initial rule R2 has not been deleted, and because no dynamically inserted rule
matches, the entire update buffer is traversed, leading to the index correction
α = −1 + 1 + 1 = 1. Therefore, the matching index is determined as
i∗ = itmp + α = 2 + 1 = 3, (6.24)
which is correct with respect to RM .
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1 function RESOLVE_DELETE_MATCH(Update buffer B, Master rule set RM ,
aaaaaa Update node Ni = y, Packet p)
2 // First, test whether linear search can begin from a subsequent dynamic rule (I).
3 if ∃ Nj ∈ B ∧ pos(Nj) = pos(Ni) + 1 ∧ Nj = (R⃗0x, y) then
4 istart ← x
5 // Second, check whether linear search can begin from the successor rule
6 // to a more highly prioritized dynamic rule (II).
7 else if ∃ N insertj ∈ B ∧ pos(Nj) < pos(Ni) then
8 l← max
(︂
{k | N insertk = (R⃗0xk , ·) ∈ B ∧ pos(Nj) < pos(Ni)}
)︂
9 istart ← xl + 1
10 // If neither Condition (I) nor (II) is met, we start the linear search at the first rule.
11 else
12 istart ← 1
13 return LINEAR_SEARCH(RM , p, begin search at index istart)
Algorithm 6.3: Pseudocode for the procedure RESOLVE_DELETE_MATCH.
1 function SFL_CLASSIFY(Update bufferB, Master rule setRM , aaaaaaaaaaaaaa
Search data structure SA,RI , Packet p)
2 // First, we compute matching index itmp using the search data structure SA,RI .
3 itmp ← CLASSIFY(SA,RI , p)
4 // Next, we iterate over B in order to correct the potentially outdated index itmp.
5 α← 0
6 for j = 1 to |B| do
7 Ni ← RETRIEVE_NODE_FROM_POSITION(B, j)
8 // We test whether the update node Ni can change the classification result.
9 // If this is not the case, we stop traversing B.
10 if Ψ(Ni) > itmp then
11 break
12 // If Ni is an insertion node, we test whether the inserted rule R0x matches p.
13 // If this is true, we return the master index x, else we increment the offset α.
14 if Ni = (R⃗0x, ·) then
15 if R0x matches p then
16 return x
17 else
18 α← α + 1
19 // If Ni is a deletion node, we test whether the rule Ritmp ∈ RI was deleted.
20 // If this is true, we traverse the master rule set RM to classify p, as shown
21 // in Algorithm 6.3.
22 // Otherwise, we decrement the offset α.
23 if Ni = y then
24 if y = itmp then
25 return RESOLVE_DELETE_MATCH(B, RM , Ni, p)
26 else
27 α← α - 1
28 // Finally, we return the by the offset α adjusted matching index.
29 return itmp + α
Algorithm 6.4: Pseudocode for the SFL classification procedure SFL_CLASSIFY.
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6.4 Forcing
The downside of storing rule set updates in the update bufferB is the degradation
of classification performance with an increasing number of updates. Each update
except for the deletion of dynamically added rules causes the creation of a new
update node which may be traversed during the lookup process. After several
updates, the performance penalty induced by the growing size of B requires a
rebuild of the utilized search data structure in order to restore matching perfor-
mance to the level usually reached by the classification algorithm A. A rebuild is
executed by computing the search data structure SA,RM that encodes the seman-
tics of the current master rule set RM using spawn(A,RM ) Furthermore, we issue
the assignment
RI ← RM , (6.25)
that is, the new initial rule set RI is identical to RM This process, which we call
forcing (the update buffer), is sketched in Figure 6.5.
However, depending on A, forcing can take a considerable amount of time due to
the execution of spawn(A,RM ). Therefore, these rebuilds should not be triggered
too often. On the other hand, forcing too seldom may result in poor classification
performance over time because of the additional lookup work induced by the
growing update buffer. Thus, we propose to use an update threshold δ, which
determines how many update operations can be applied to the update buffer
before the search data structure of A is rebuilt. Note that if δ = 0, then the SFL
approach behaves exactly like a non-SFL classification system.
Fig. 6.5: Master rule set, initial rule set, and update buffer after forcing the update
buffer from Figure 6.4.
94 Chapter 6 The SFL Classification Algorithm
6.5 Performance Characteristics
In this section, we review the main performance characteristics of the SFL al-
gorithm and compare them to existing related work. For the remainder of this
section, let the term
SFL(A) (6.26)
denote an SFL system that wraps the classification algorithm A. The SFL(A)
classification algorithm can perform δ consecutive rule set updates in O(δ + n)
steps per update, as both the update buffer B and the master rule set RM are
modified. Here, n is the number of rules in RM , while δ is the update threshold of
B. As the (δ+1)-st update operation requires a rebuild of the search data structure
of the algorithm A, it is as expensive as executing spawn(A,RM ). SFL(A)’s
classification performance depends on the time needed by classify(p, SA,RI ), since
A’s search structure is queried first. Subsequently, the update buffer B is searched,
which takes at most δ steps if no delete node is hit, and otherwise at most n steps
due to the subsequent linear search in the master rule setRM . Note, however, that
this linear search starts may not necessarily have to start at the first rule in RM ,
which can reduce the cost of the linear search. Hence, classifying a packet p using
SFL(A) takes classify(p, SA,RI ) plus O(δ + n) steps in the worst case. In terms of
memory requirements, the SFL approach adds comparatively little overhead to
existing techniques in form of the update nodes stored inB. Table 6.1 summarizes
the runtime complexities for classification and update operations.
6.6 Evaluation
In this section, we evaluate the proposed SFL approach by comparing it to the
existing classification algorithms Linear Search, Tuple Space Search [127], Bit
Vector Search [76], HyperSplit [107], and RFC [62] in terms of throughput and
update responsiveness. To this end, we conduct a series of experiments in order
to evaluate the classification and update performances using our implementations
of each of the abovementioned algorithms as well as their SFL-enhanced variants
in a system simulation.
6.6.1 Experiment Setup
In order to conduct our experiments, we use a self-implemented classification
system simulator that is capable of simultaneously executing packet classifications,
issuing rule set updates, processing rule set updates, and counting the number
of processed packets and updates in a multithreaded userspace tool. The system
6.5 Performance Characteristics 95
Classification Data structure Data structure
Approach
operation creation update
Related work
Linear Search O(d · n) O(d · n) O(n)
Tuple Space
Search [127]
O(m) (amortized) O(d · n) O(1) (amortized)
Bit Vector
Search [76]
O
(︁
d · log(n) + d
⌈︁
n
w
⌉︁)︁
O(d · n2) O(d · n2)
O(d · log(2n+ 1))
HyperSplit [107]
(assumed)
O(nd) (assumed) O(nd) (assumed)
RFC [62] O(d) O(nd) O(nd)
Proposed approach
(≤ δ ops) ((δ+ 1)st op)
SFL(A) classifyA +O(δ + n) spawnA O(δ + n) spawnA
n: number of rules d: number of dimensions w: machine word width m: number of tuples
classifyA: classification time with algorithm A spawnA: search data structure creation for algorithm A
Tab. 6.1: SFL performance characteristics, in comparison to related work.
incorporates the abovementioned algorithms as well as their SFL variants. For
a specified classification algorithm A, an initial rule set RI , a header trace T , a
sequence of update operations ∆1,∆2, . . . ,∆k, an update buffer capacity δ, and a
duration D, the system loops over the header fields in T for the duration D and
classifies them. After each time period of D/k, the ith update operation ∆i is
issued to the system’s update queue, which is constantly polled by a dedicated
thread in order to conduct the issued update operations. Each polled update
operation is immediately applied to the master rule set RM , which is also stored
within the system. If a non-SFL classification algorithm is used, every update
operation triggers a search data structure rebuild. On the other hand, if an SFL-
enhanced algorithm is evaluated, the system implements the update mechanics
as described in Section 6.4. During a search data structure rebuild, which are
also executed in a separate thread, or when the SFL update buffer is forced, the
system uses the master rule set as a slow fallback classifier.
We use the tool ClassBench [132] in order to generate the rule sets and traces
used in our experiments. All rule sets are five-dimensional and specify source
and destination IPv4 subnets, the layer four protocol field, as well as source and
destination port ranges. Every generated rule set contains 2000 + k rules, where
k is the number of dynamic rule insertions. For every rule set size, we generate
ten different rule sets. The initial rule sets always contain 2000 randomly chosen
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rules from the generated rule sets, while the remaining rules are inserted during
the simulation. We simulate rule deletions by randomly deleting from the initial
rule set. For each rule set, we also generate a corresponding traces with 100K
headers that are uniformly distributed over the rules in the rule set.
All experiments are conducted on a machine with an Intel Xeon E5-1660v3 CPU
with eight physical cores and 128GB of main memory, running Ubuntu 14.04 LTS.
The system simulator and the evaluated algorithms are implemented in C, the
code is compiled using gcc 4.8.4 using the flags
-Wall -Werror -pedantic-errors -std=gnu99 -O3 -pthread. (6.27)
The system simulator reads its entire configuration from text files, including the
rule sets and header traces. As such, neither network access nor real packet I/O is
required to run the simulation.
6.6.2 Throughput and Update Responsiveness
In our first experiment, we study the classification throughput and the update re-
sponsiveness of the SFL approach and the other algorithms in a system simulation
over a time period of ten seconds. To this end, we either apply either 10, 100,
300, or 600 rule insertions or deletions to the installed rule set in fixed intervals,
while the classification system is constantly fed with packet headers as fast as
possible by looping over the trace. Finally, we measure the number of classified
headers as well as the number of successfully executed updates during system
runtime. In this experiment, the δ parameter was set to 20.
Figure 6.6 and Figure 6.7 show the average number of executed insertion and
deletion operations per second, respectively. It can be seen that, on the one hand,
the dynamically updateable Linear Search and Tuple Space Search algorithms
are able to process almost every issued update. On the other hand, the non-
dynamically updateable Bit Vector Search, RFC, and HyperSplit algorithms hardly
meet the required number of issued update operations because of their costly
data structure rebuilds. In contrast, their SFL counterparts provide a significantly
higher update rate, due to the fact that only every 21st update forces the update
buffer and results in a data structure rebuild. All remaining update operations can
be executed quickly by simply modifying the master rule set and the update buffer.
For instance, the number of updates processed by SFL(RFC) is 4.5× higher in the
rule insertion benchmark and 3.9× higher in the deletion case, when 60 updates
per second are issued. The deletion factor is smaller in the deletion case because
the size of the master rule set shrinks during the experiment, which leads to faster
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Fig. 6.6: Average number of insertion operations executed by the system simulator for
different SFL and non-SFL algorithms.
Fig. 6.7: Average number of deletion operations executed by the system simulator for
different SFL and non-SFL algorithms.
RFC data structure rebuilds. Generally, we see that for all issued update rates, the
SFL-enhanced algorithms either match or, most often, significantly outperform
their classic counterparts.
Next, we examine the achievable classification throughput, which is illustrated in
Figure 6.8 and Figure 6.9 for the insertion and deletion case, respectively. The fig-
ures clearly reveal the negative performance impact of frequent update operations
on the classification performance of classification algorithms without support for
dynamic updates: with an increasing number of issued updates, the classifica-
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Fig. 6.8: Average classification throughput of the system simulator for different SFL and
non-SFL algorithms for rule insertions.
Fig. 6.9: Average classification throughput of the system simulator for different SFL and
non-SFL algorithms for rule deletions.
tion throughput of Bit Vector Search, RFC, and HyperSplit significantly drops,
because their search data structures are recomputed increasingly often. This, in
turn, forces the system simulator to fall back to linearly searching the master
rule set during the recomputations, which explains the classification performance
penalties. We also observe that, while the SFL-enhanced algorithms also suffer
from decreased classification performance with an increasing number of updates,
their throughputs are clearly superior to those of their classic counterparts. Again,
this is explained by the comparatively few data structure rebuilds that must be
executed during system runtime.
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6.6.3 Influence of the δ parameter
In our second experiment, we examine how the choice of δ influences the achiev-
able classification throughput. To this end, we used the same experimental setup
as in Section 6.6.2, but vary the δ parameter from 0 to 100 in steps of 10. Also, we
fix the total number of issued rule insertions/deletions to 100 per evaluation run.
Figure 6.10 and Figure 6.11 reveal that for most choices of δ, the SFL variants
of Bit Vector Search, HyperSplit, and RFC always perform better than their non-
Fig. 6.10: Average classification throughput for varying update buffer capacities, with
100 issued rule insertions.
Fig. 6.11: Average classification throughput for varying update buffer capacities, with
100 issued rule deletions.
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enhanced counterparts. However, the figures also show that choosing too large
values for δ can result in decreasing throughput. This effect is especially well visi-
ble for the SFL(Bit Vector Search) algorithm, which reaches its peak performance
at δ = 10, performs worse for larger values of δ, and finally is outperformed by
the non-enhanced Bit Vector Search for δ ≥ 80 in the deletion case. In contrast,
the RFC algorithm performs best for larger values of δ, namely δ = 60 in the
insertion case and δ = 30 in the deletion case. The results indicate that a good
choice of δ depends on the utilized classification algorithm and also on the nature
of the issued updates. For instance, in case of the RFC algorithm, larger values of
δ compensate for the RFC search data structure creation, which is more expensive
than those of the two other algorithms.
6.7 Limitations
The SFL classification system, as it is presented in this chapter, is designed to
implement strict matching semantics with respect to the rule set installed in
the system: any change to the rule set, when issued either manually by an
administrator or through an automated controller, should take effect as soon as
possible. This trait is useful in many situations, e. g., for rapid attack mitigation,
frequent load balancing mechanisms, or environments with many short-lived
rules. However, in systems that do not require such strict adherence to the master
rule set and can tolerate certain delays until rule set changes take effect, the SFl
approach is not required.
When considering a practical SFL implementation that goes beyond a prototype
status, a better forcing mechanism than a static choice of the update buffer
capacity δ is most likely required. Although we have shown the effects caused by
different values for δ in our evaluation, we did not explain how the δ parameter
should be chosen in practice. In fact, a practical implementation might consider
to not even impose a capacity on the update buffer, but instead use a dedicated
thread to constantly poll the update buffer for rule set changes. If the buffer is
not empty, the thread could mark all nodes it the update buffer and compute the
updated data structure in the background, while the update buffer nodes can be
used together with the outdated search data structure until the new search data
structure is ready to be used. When the data structure computation is complete,
all marked update nodes could be removed from the buffer. This would simplify
the system and also ensure that queued updates are quickly integrated into the
fast search data structure used in the SFL classification process. Moreover, this
approach would still guarantee strict matching semantics with respect to the
master rule set, as updates are still initially installed in the update buffer.
6.7 Limitations 101
Finally, it must be stressed that the SFL approach, as described in this chapter, is
only able to solve the Complex Packet Classification Problem for stateless complex
checks and terminal actions. This is due to the fact that the classification-relevant
state could otherwise be changed by the execution of complex checks within the
wrapped search data structure, which might not be correct with respect to the
currently installed master rule set.
102 Chapter 6 The SFL Classification Algorithm
7Summary
Many existing classification algorithms focus either on high updateability at
the cost of classification performance, or provide high throughput but require
expensive search data structures. In this chapter, we introduced two approaches
to bridge the gap between these two extremes: namely (Aggregated) Jit Vector
Search and the generic SFL classification system.
Our first contribution, the (Aggregated) Jit Vector Search approach, is a classifica-
tion technique that builds upon the well-known (Aggregated) Bit Vector Search
scheme [31, 76] and enhances it by dynamically generated one-dimensional
machine code search trees, lookup tables for small dimensions, as well as SIMD
instructions for operations on large vectors. Here, the main idea is to special-
ize one part of the generic Bit Vector Search data structure to machine code
tailor-made for a specified rule set and the implementation of the other part to
CPU-specific vector operations. We have demonstrated that, among a wide variety
of existing classification algorithms, our proposed approach provides the best
classification performance for small rule set sizes and performs close to the fastest
existing classification algorithm for medium to large rule set sizes, at moderate
memory requirements and preprocessing times. Despite its high performance,
(Aggregated) Bit Vector Search, and with that, our enhancements, avoid the severe
scalability issues of other best-in-class algorithms, namely RFC [62] and decision
tree approaches [63, 122].
Our second contribution is the SFL classification system, which acts as a wrapper
around an existing high-performance classification algorithm, such that it can
be used in highly dynamic environments. By storing rule set updates in a buffer,
the SFL system can postpone costly rebuilds of the wrapped algorithms and
still provide high classification throughput that is correct with respect to the
currently installed rule set. The key to these traits is the hybrid SFL classification
algorithm, which utilizes the matching information from the fast but outdated
data structure of the wrapped algorithm and corrects it by traversing the linear
update buffer. In our evaluation we have demonstrated, that the SFL approach
can significantly outperform existing algorithms with dynamic update capabilities
as well as techniques that solely rely on fast but expensive search data structures,
when used in dynamic environments. More specifically, we measured classification
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throughput increases up to 4.8× and update throughput increase up to 4.5×,
when we equipped the fastest existing classification algorithm with an SFL wrapper.
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Part II
Rule Set Transformation

8Introduction
In Part I, we saw a wide variety of sophisticated classification algorithms, that,
when implemented at the core of a given classification engine, can significantly
increase the system’s packet throughput. However, many practically used and
widely deployed classification systems [165, 167, 175] are still based on linear
search and can easily be brought to their knees if the used rule sets grow in
size [10, 12, 13]. In contrast, they provide powerful matching semantics and
are extensible [166], which is of great importance for the definition of large and
complex network topologies. For instance, at the time of writing, there exist
over 80 publicly available extension modules for iptables [166], each of which
comes with its own specific matching semantics. This makes it hard to natively
integrate fast matching algorithms into the large code bases of these systems
without introducing subtle bugs into existing and widely deployed functionality.
One suitable technique to improve the matching performance of existing classifi-
cation systems without the need to change their implementation is to transform
the rule set before it is used, as sketched in Figure 8.1. Rule set transformation, as
introduced in Section 2.5, refers to the process of translating an input rule setR to
an output rule set R′, such that R′ heeds a desired transformation goal. Examples
for such transformation goals are rule set size reductions, i. e., |R′| < |R|, or the
removal of certain types of checks from the rule set in order to match the underly-
ing system’s matching capabilities [45, 114]. For most practical use cases [84], it
is mandatory that the rule sets R and R′ behave equally, i. e., are equivalent, with
regard to their matching semantics: that is, the rule set transformation function t
The main algorithmic ideas for decision-tree-based rule set transformation presented in this
chapter have been published as first author in [13] and [12]. The very first HiCuts-based
prototype was subject of Stefan Selent’s bachelor’s thesis [24], as supervised by the author. The
first prototype for a combination of decision-tree-based and reduction-based transformation
approaches was created as part of Patrik John’s diploma thesis [23] supervised by the author.
Furthermore, the RuleBender approach in its entirety has been published as first author in [11].
Fig. 8.1: Transforming a rule set before its installation in the system.
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with R′ = t (R) is required to be a semantics-preserving transformation function,
as defined in Section 2.5.
Many rule set transformation schemes are technically orthogonal to the classi-
fication algorithm implemented in the underlying classification engine, in the
sense that the transformation schemes do not require any knowledge about the
internals of the utilized classification algorithm. This is especially true for generic
reduction-based approaches that simply aim to reduce the number of rules in the
specified rule set [49, 71, 84, 88], e. g., by removing redundant rules or merging
different rules to a single rule. Therefore, generic reduction-based schemes are
generally applicable to a large number of systems. However, these approaches
come with two downsides: first, the slow classification performance of linear
search-based systems is only mitigated, but not cured. Second, these techniques
cannot deal with complex matching criteria, such as string matches in packet pay-
loads, connection tracking, or custom user-defined match functions, which must
be dealt with in order to solve the Complex Packet Classification Problem (CPCP).
Instead, they focus solely on the compression of rules with simple numerical
checks like port ranges or subnets, which impairs their usefulness for rule sets
that utilize complex checks.
In order to bridge the gap between fast matching performance and existing classi-
fication systems with comprehensive matching capabilities, we propose the rule
set transformation technique RuleBender. RuleBender brings the high lookup
performance of decision tree classification algorithms [63, 107, 122] to existing
packet processing systems without the need to modify the systems’ underlying im-
plementation. We exploit a widespread rule action feature that is implemented
in many existing classification engines, namely the ability to execute fast jumps
in the rule set. A jump is a special rule action that redirects the matching flow
in the otherwise linearly traversed rule set if the rule defining the jump action
matches the currently processed packet. Using jump rules, RuleBender encodes
multi-dimensional decision trees in the generated output rule set. That is, al-
though the underlying classification engine linearly probes the rule set for the first
matching rule, RuleBender turns the slow linear search into a fast tree traversal.
In contrast to existing minimization-based rule set optimization schemes [71,
84, 88], RuleBender expands the specified source rule set in a controlled way to
integrate the decision tree search structures. This effort is rewarded by the fact
that packets which are matched against RuleBender-generated rule sets traverse
significantly fewer rules at run time when compared both to the original rule set
and the compressed rule sets generated by [71], [84], and [88]. Furthermore,
RuleBender supports match-based complex checks, which are transparently em-
bedded in sub rule sets generated by the decision tree transformation. Therefore,
RuleBender can be used with classification systems targeting the CPCP. Finally,
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RuleBender can be selectively combined with reduction-based schemes to mitigate
the output rule set expansion and to further increase the traversal performance of
the generated rule set.
Our in-depth evaluation for rule sets up to 4,096 rules, which is based on the
iptables, nftables, and ipfw packet filters, demonstrates that RuleBender-
transformed rule sets can increase the achievable network packet throughput by
up to 49× when compared to unmodified rule sets, and by up to 7× in comparison
to reduction-based approaches [71, 84, 88]. Moreover, we examine RuleBender’s
adjustment screws in detail and describe a combined scheme with related work.
The remainder of this part is structured as follows: in Chapter 9, we discuss
related work and depict the differences to RuleBender. Subsequently, Chapter 10
depicts the basic RuleBender approach as well as several enhancements. Also, the
different RuleBender variants are evaluated in Chapter 10 and compared to the
previously discussed related work. Finally, we conclude this part and summarize
our findings in Chapter 11.
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9Related Work
Before we dive into the details of the proposed RuleBender algorithm, we first
review existing rule set optimization techniques. We put our focus on existing
static optimizers, as they are closest to the proposed RuleBender approach. In
contrast to RuleBender, these approaches approaches aim to generated an output
rule that is smaller than the input rule set set by removing redundant rules and/or
fusing rules when possible. Accordingly, for a given input rule set R, the general
rule set property these approaches aim for is
πSMTU(R,R′) := |R′| < |R|, (9.1)
with R′ being the transformed rule set. In some cases, however, Property (9.1)
cannot be achieved and must be relaxed to
πSMTU(R,R′) := |R′| ≤ |R|. (9.2)
For example, if the input rule set does not specify redundant rules, an approach
based on the removal of redundant rules will not generate a smaller rule set while
still being successful. Furthermore, the subset KMTU ⊆ SMTU of transformable
rule sets is mostly restricted to range-based, i. e., geometric rule sets for the
approaches described in the remainder of this chapter.
9.1 Firewall Rule Optimization
The Firewall Rule Optimization (FIRO) [71] approach by Katić and Pale is a
reduction-based transformation algorithm, which detects and removes two kinds
of rules from a specified input rule set: shadowed rules and directly downward
redundant rules. A rule Ri is said to be shadowed if there exists another rule Rj
such that j < i and if the geometric representation of Ri is completely covered
by the geometric representation of Rj , i. e., B(Ri) ⊆ B(Rj). A shadowed rule Ri
can safely be removed from the rule set, because there exists no packet p ∈ PMTU
for which Ri is the most highly prioritized matching rule.
The algorithmic techniques described in this chapter exclusively refer to existing related work by
other authors. These techniques are depicted in the author’s words to provide an overview and
understanding of existing state-of-the-art, against which the author’s work can be compared.
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Memory Output rule Max. output rule SupportsRuntime
requirements set size set path length complex checks
O(d · n2) O(d · n) O(n) O(n) no
n: number of rules d: number of fields
Tab. 9.1: Firewall Rule Optimization performance characteristics.
Furthermore, a rule Ri is directly downward redundant if it has a successor rule
Ri+1 such that B(Ri) ⊆ B(Ri+1) and ai = ai+1, that is, both rules define the same
action. In this case, Ri can safely be removed, as every packet p that matches Ri
will also match Ri+1, which results in the same action.
The number of required rule comparisons by FIRO is quadratic in the number of
rules n, since each rule Ri must be compared with every more highly prioritized
rule Rj , (j < i), in the worst case, and each rule comparison requires at most d
subset checks. Furthermore, we mention that FIRO in its current form does not
support complex checks, as it completely relies on subset inclusion semantics,
which may not be possible for complex checks. Even worse, in the most general
case, rule comparisons are undecidable [111], because a complex check can be an
arbitrary program specified by the user. FIRO’s performance characteristics and
properties are summarized in Table 9.1.
9.2 Complete Redundancy Removal with FDDs
Although the FIRO approach depicted in the previous section is able to remove
some redundant rules from a rule set R, it will not necessarily detect all redundant
rules. For example, when looking at the geometric rule set representation in
Figure 9.1, it is obvious that rule R3 not entirely covered by neither R1 nor R2,
but by their union, i. e., B(R3) ⊆ B(R1) ∪B(R2). As a consequence, there exists
no packet p ∈ PMTU for which R3 will be the most highly prioritized matching rule,
because if R3 matches p, then R2 or R1 will also match p. The Complete Redudancy
Removal (CRR) approach [84] by Liu and Gouda is able to detect such so-called
upward redundant rules by utilizing Firewall Decision Diagrams (FDDs). Originally
used for error detection in firewalls [59, 85], an FDD is a directed acyclic graph
that represents all effective rule sets Ri in a rule set R. For a given rule Ri ∈ R,
the corresponding effective rule set Ri describes all packets p ∈ PMTU matched
by Ri, but not by any more highly prioritized rule Rj with j < i. Intuitively, the
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geometric shape of Ri is obtained by subtracting the geometric shapes of all more
highly prioritized rules Rj from the geometric shape of Ri, that is,
B(Ri) = B(Ri)−
i−1⋃︂
j=1
B(Rj). (9.3)
Naturally, if Ri = ∅ for any rule Ri ∈ R, then Ri can safely be removed from R,
because Ri can never be the most highly prioritized matching rule for any given
packet.
In order to construct the effective rule sets for every rule Ri within a given rule
set R, the CRR algorithm iteratively constructs an FDD by inserting one rule at
a time into an initially empty decision diagram, beginning with rule R1. The
height of the constructed FDD is equal to the number of dimensions d, and every
leaf node is labeled with a rule action. Furthermore, the FDD’s edges are labeled
with the set of possible packet headers that can follow a specific decision path
in the diagram. For example, Figure 9.2a shows the FDD that includes only rule
R1. Because the path from node X to node a1 was newly inserted, it represents
R1’s entire effective rule set R1 = ⟨R1⟩. When rule R2 is inserted into the FDD,
two new paths with leaf nodes labeled a2 are created, as depicted in Figure 9.2b.
Because the left highlighted path contains an edge labeled with a union of two
disjoint intervals, the effective rule set R2 contains three rules in total with
R2 =
⟨︄ (︁[4,4] , [1,1] , a2)︁ ,(︁
[4,4] , [8,8] , a2
)︁
,(︁
[5,7] , [1,8] , a2
)︁
⟩︄
, (9.4)
which is also sketched by the dashed lines in Figure 9.1. The insertion of rule
R3 does not change the FDD from Figure 9.2b, because the recursive insertion
process only traverses existing paths. Accordingly, R3 is empty and is therefore
marked as upward redundant.
Once the upward redundant rules have been removed from the input rule set R,
R may still contain so called downward redundant rules. A rule Ri is downward
redundant, if for any packet p ∈ PMTU, which is matched by Ri’s effective rule
set, there exists a less highly prioritized rule Rj,j>i with ai = aj that matches p,
and no rule Rk, i < k < j with ak ̸= ai that matches p. Hence, Ri can be removed
because every packet, that would be matched by Ri, is subsequently matched by a
less highly prioritized rule that exhibits the same action as Ri. The CRR approach
detects downward redundant rules by again constructing an FDD, but this time it
starts with the last rule. Then, for any inspected rule Ri, CRR analyzes whether
the insertion of any rule in the effective rule set Ri would create a new path in
the FDD or overwrite the action in a leaf node. If this is not the case, then Ri
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Fig. 9.1: Example for the redundant rule R3, which is covered by R1 and R2. The
dashed lines indicates one of two possible effective rule sets R2 for rule R2.
(a) FDD after inserting rule R1. (b) FDD after inserting rule R2.
Fig. 9.2: Different stages of the incremental FDD construction process for the rules from
Figure 9.1. The highlighted paths in the FDD represent the effective rule set Ri
after inserting rule Ri.
is downward redundant and can be removed, otherwise, Ri is inserted into the
FDD.
In comparison to FIRO, CRR has higher storage and runtime requirements, as
each inner node in the FDD can have O(n) children. Since the FDD has a height of
d+ 1, its creation time and memory footprint are in O(nd), as shown in Table 9.2.
Similar to FIRO, CRR does not generally support complex checks, because the
FDD data structure is entirely based on intervals, which requires checks to be
represented as ranges.
Apart from redundancy removal, FDDs can serve for several different purposes:
they are used in rule set verification and comparison [59, 85] and can, with
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Memory Output rule Max. output rule SupportsRuntime
requirements set size set path length complex checks
O(nd) O(nd) O(n) O(n) no
n: number of rules d: number of fields
Tab. 9.2: Complete Redudancy Removal performance characteristics.
slight adjustments, be used as the primary search data structure in classification
algorithms [115]. Moreover, they serve as the basic building block in several
advanced rule set optimizers [49, 86, 87, 88], as we will see in Section 9.3 at the
example of Firewall Compressor [88].
9.3 Firewall Compressor
The last rule set preprocessing algorithm we address in detail is Firewall Com-
pressor (FC) by Liu, Torng, and Meiners [88]. Similar to the previously discussed
CRR approach, FC also tries to reduce the number of rules in the given rule set.
However, in contrast to CRR, FC aims to achieve this goal primarily through
successive one-dimensional scheduling steps that are carried out on a so-called
Reduced Firewall Decision Diagram (RFDD), which essentially is an FDD without
isomorphic sub trees. An example for the RFDD, which corresponds to the FDD
from Figure 9.2b, is given in Figure 9.3.
The FC algorithm begins by transforming a given input rule set R into an RFDD
TR. In the second step, the RFDD TR is traversed node by node in a bottom-up
manner. Each inner node V in TR is regarded to represent a one-dimensional
rule set, whose rules are assembled by the intervals of V ’s outgoing edges and
the labels of the corresponding child nodes. More specifically, the intervals of V
represent the one-dimensional rules’ checks, while the labels of the child nodes
are taken as the one-dimensional rules’ actions. Once every inner node has been
processed, the result rule set can be retrieved from the RFDD’s root node. In
the following, we sketch the inner workings of the complete FC algorithm by
transforming the input rule set Rinput = ⟨R1, R2⟩ into an result rule set Rres.
For the example RFDD shown in Figure 9.3, the node V3 represents the one-
dimensional rule set
RV3 =
⟨︄ (︁[1,1] , a2)︁ ,(︁
[2,7] , a1
)︁
,(︁
[8,8] , a2
)︁
⟩︄
. (9.5)
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During the traversal of the RFDD, each node V ’s rule set RV is optimized using a
one-dimensional scheduling algorithm that maps the rule set RV to an equivalent
rule set R′V , in the hope that |RV | < |R′V |. In case of the above example, the
rule set RV3 is transformed into
R′V3 =
⟨︄ (︁
[2,7] , a1
)︁
,(︁
[1,8] , a2
)︁ ⟩︄, (9.6)
which is equivalent to RV3 , but contains only two instead of three rules. Analo-
gously, the node V1’s rule set RV1 is
RV1 =
⟨︄ ([2,3] , V2) ,
([4,4] , V3) ,
([5,7] , V4)
⟩︄
, (9.7)
which, in this case, is equal to its optimized variant R′V1 . As the node V1 is the
root of the RFDD, the rule set R′V1 represents the result of the FC algorithm, after
each action V in R′V1 has been replaced by the rule sets in the corresponding
child node V . Therefore, the resulting rule set Rres is
Rres =
⟨︄ (︁[2,3] , [2,7] , a1)︁ ,(︁
[4,4] , [2,7] , a1
)︁
,(︁
[4,4] , [1,8] , a2
)︁
,(︁
[5,7] , [1,8] , a2
)︁
⟩︄
. (9.8)
This example shows that the FC algorithm is not guaranteed to succeed in the
goal of size reduction, because in this case, the output rule set Rres has twice the
amount of rules as the input rule set ⟨R1, R2⟩. The authors of [88] propose that a
subsequent redundancy removal using the CRR algorithm should be used in order
to further reduce the size of the resulting rule set. However, in the case of Rres, no
rule is upward or downward redundant, and hence no reduction takes place. In
order to avoid a rule set size expansion, a possible strategy would be to return the
original input rule set Rinput, if |Rres| > |Rinput|, as otherwise the targeted rule set
property would not be achieved.
In terms of worst-case runtime and memory footprint, the FC approach exceeds
the CRR algorithm, because an FDD needs to be constructed in the first step.
Furthermore, each inner node requires the execution of the one-dimensional
scheduling algorithm, which is linear in the number of rules. Accordingly, both
Firewall Compressor’s runtime and memory requirement is in O(nd+1), as summa-
rized in Table 9.3. When it comes to matching criteria that cannot represented as
ranges, FC suffers from the same problems as the FIRO and FIRO algorithms.
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Fig. 9.3: RFDD for the FDD from Figure 9.2b.
Memory Output rule Max. output rule SupportsRuntime
requirements set size set path length complex checks
O(nd+1) O(nd+1) O(n) O(n) no
n: number of rules d: number of fields
Tab. 9.3: Firewall Compressor performance characteristics.
9.4 Dynamic Rule Set Transformation
Up to this point, we reviewed static (or offline) rule set minimization techniques,
i. e., techniques, that aim to programmatically reduce the number of rules in a
specified rule set solely on information provided by the rule set itself. Typically,
such static transformations are executed before the thereby optimized rule set
is installed in the classification engine. In contrast, dynamic (or online) rule set
transformation approaches utilize additional information only available at system
run time, such as rule match counters [26, 65, 78, 130]. Here, the aim is to reorder
rule in the installed rule set, such that the more frequently hit rules are placed
near the top of the rule set and with the condition that the rule set semantics is
maintained. Consequently, these approaches mainly target classification systems
based on Linear Search, which allow rapid incremental rule set changes, while
the system is active. Furthermore, much in the same manner as JITs [32], the
operations performed by dynamic rule set transformation schemes are more time-
and memory-constrained as those of static approaches, as dynamic transformations
represent an additional computational burden on the classification system [65].
Although the proposed RuleBender technique takes a different approach to rule set
optimization than the above dynamic schemes due to its static transformation, it
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is generally possible to dynamically optimize the linear sub rule sets that represent
the decision trees’ child nodes.
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10The RuleBender Approach
In this chapter we introduce RuleBender, a rule set transformation technique
to increase the search performance of linear-search-based classification systems.
The motivation behind RuleBender is that the classification cost of a packet p
mainly depends on the classification path length, i. e., the number of rules that
are actually traversed by p—and not on the total number of rules in the rule
set. This can be illustrated by a small example: consider a rule set R of n rules,
where the most highly prioritized rule R1 is a wildcard rule that matches every
possible packet p ∈ PMTU. Although this is not a realistic use case, it is easy to see
that the underlying classification system achieves optimal constant classification
performance, because the search always terminates at the first rule for every
incoming packet P , regardless of n.
Thus, RuleBender’s goal is to transform a given input rule set R into another rule
set R′, such that the average classification path length is significantly reduced.
Generally, if TR is a decision tree generated by HiCuts or HyperSplit, then the rule
set property targeted by RuleBender is
πSMTU(R,R′) := R′ encodes TR (10.1)
In order to achieve this goal, the RuleBender transformation consists of two
phases: first, a decision tree search structure is generated for the input rule set
R, which encodes a short classification path for incoming packets. Second, the
decision tree is translated back into valid rule set syntax using jump rules that
is understandable by the underlying classification system. As a result, incoming
packets can be processed faster due to their significantly smaller classification
path lengths exhibited by the decision trees encoded in R′. This entire process is
sketched in Figure 10.1.
10.1 RuleBender Transformation
The first step of the RuleBender algorithm is to generate a decision tree search
structure for the specified input rule set by using the preprocessing step of a
suitable decision tree classification algorithm. In this context, the term “suitable”
refers to decision tree algorithms that do not require to keep other matching
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Fig. 10.1: Sketch of the RuleBender approach.
state than the currently traversed tree node. For example, HiCuts [63] or Hy-
perSplit [107], as described in Section 4.5, are suitable candidates. In contrast,
the EffiCuts [137] and HyperCuts [122] algorithms are not suitable because they
create several decision trees with rules in non-strict order, which requires to
remember the most highly prioritized matching rule for all the tree traversals.
For the remainder of this section, we assume without loss of generality that the
HyperSplit algorithm is the utilized suitable decision tree algorithm, if not speci-
fied otherwise. Also, we use the rule set R shown in Figure 10.2a as a running
example in order to illustrate the complete RuleBender transformation process.
Because RuleBender utilizes the preprocessing step of the HyperSplit algorithm,
the input rule set R is used to generate the corresponding decision tree TR shown
in Figure 10.2b.
The original decision tree algorithms, such as HiCuts [63] or HyperSplit [107],
directly use the obtained decision tree search structures to classify incoming
network packets. However, this assumes that the underlying classification en-
gine natively implements the advanced classification algorithm, which is not the
case for many widely used linear-search-based packet filters, such as FreeBSD’s
ipfw [165], Linux’ iptables [167], or Linux’ nftables [168]. Fortunately, these
engines support and efficiently implement jump rules that can be exploited to
linearize the decision tree and embed it in the generated output rule set, which is
the second step of the RuleBender approach.
Therefore, in the second step, RuleBender traverses each tree node in pre-order
in order to linearize the generated decision tree, starting at the root node N1. If
the currently regarded tree node Ni is an inner node, then RuleBender emits two
jump rules J ileft and J
i
right, one for the left branch and one for the right branch. The
jump rule J ileft encodes a range check h
p
δ ∈ [0, ρ− 1] on the dimension δ in which
Ni’s subspace has been cut at point ρ during the tree construction. In addition,
J ileft defines a jump action which redirects the matching flow to the subsequently
defined sub rule set for Ni’s left child node in case the range check matches h
p
δ .
The jump rule J iright is defined similarly and redirects to Ni’s right child, with
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(a) The input rule set R. (b) The corresponding decision tree TR.
(c) Decision tree sub rule sets. (d) The RuleBender result rule set R′.
Fig. 10.2: Example for a rule set transformation with RuleBender.
the difference that J iright is a wildcard rule that matches on every packet. This
construction is correct, since packets that have not been sent to the left child must
continue on the right child.
When the linearization process encounters a leaf node Nleaf, it emits the un-
changed original rules from the source rule set, that have been assigned to Nleaf,
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in the correct relative order to preserve the source rule set’s semantics. Further-
more, if the source rule set defines a default rule, a final wildcard interception
rule is generated for Nleaf that specifies the rule set’s default action. This is an
important detail, because these rules intercept packets that do not match any rule
in the rule set and prevent them from continuing further pointless traversal of the
linearized tree, which can lead to wrong classification results.
The entire tree linearization is summarized by the TREE_TO_RULE_SET procedure
in Algorithm 10.1, and the sub rule sets for the decision tree nodes as well as the
resulting output rule set R′ for our running example are shown in Figure 10.2c
and Figure 10.2d, respectively. The rules R′1 to R′4 in Figure 10.2d are jump
rules that encode the dispatch logic for the inner nodes from the decision tree in
Figure 10.2b. All remaining rules represent the decision tree’s leaf nodes and thus
are the original rules from the source rule set R. Note that R does not define a
default rule in our example, and therefore, the sub rule sets for the leaf rules do
not specify interception rules.
Incoming packets start traversing the rules in R′ at the N1 label. Note that,
although the underlying engine uses Linear Search, we are still able to implement
decision tree dispatch logic on top of it through the use of jump rules, which
typically results in a significantly faster matching process. However, this comes
at the cost of an increased rule set size: R′ contains 9 rules, while the original
rule set R from Figure 10.2a specifies only five rules. This expansion factor is
greatly affected by the binth parameter β: a higher value of β leads to smaller
decision trees, because the tree construction process terminates more quickly.
Consequently, fewer jump rules must be emitted, at the cost of more expensive
Linear Searches in the leaf nodes.
One important feature of RuleBender’s decision tree preprocessing is that it
can be applied to rule sets with complex match-based checks. That is, the set
KMTU ⊆ SMTU consists of complex rule sets, in which every complex check is
restricted to the match-based property, as described in Section 2.4. Since we
are able to build the decision tree solely on the basis of the rules’ geometric
shapes, we can simply ignore potential complex checks in the rules during the
preprocessing phase. This does not change the output rule set’s semantics, as the
decision tree uses the simple checks only to quickly reduce the number of possibly
matching rules, while for the final decision the full rules in the respective leaf
are matched. Furthermore, the property that complex checks are match-based
guarantees that the classification-relevant state changes only in those rules that
match an incoming packet, which by definition of the decision tree semantics are
the same as in a linear rule set traversal.
122 Chapter 10 The RuleBender Approach
1 function LINEARIZE_TREE(Node N , Label λ)
2 EMIT_LABEL(λ)
3 if N is not a leaf node then
4 λleft, λright ← GET_UNIQUE_LABELS()
5 δ ← GET_CUT_DIMENSION(N)
6 ρ← GET_CUT_POINT(N)
⎫⎪⎪⎪⎪⎪⎬⎪⎪⎪⎪⎪⎭
emit dispatch rules
for the current node
7 EMIT_LEFT_JUMP_RULE(δ, ρ, λleft)
8 EMIT_RIGHT_JUMP_RULE(δ, ρ, λright)
9 Nleft, Nright ← GET_CHILDREN(N)
10 LINEARIZE_TREE(Nleft, λleft)
⎫⎪⎬⎪⎭ continue traversal11 LINEARIZE_TREE(Nright, λright)
12 else
13 RN ← GET_RULE_SET(N)
14 for Rule Ri ∈ RN do
⎫⎪⎬⎪⎭ rules in leaf nodesare emitted linearly15 EMIT_RULE(Ri)
16 function TREE_TO_RULE_SET(Node N)
17 LINEARIZE_TREE(N, “N1”)
Algorithm 10.1: HyperSplit tree to rule set conversion.
This is a major advantage over existing reduction-based schemes, which rely
on the elimination of redundant rules based on geometric shapes [71, 84, 88].
These approaches are not able to handle many types of complex checks, such as
string matching, connection tracking, or custom user-defined matching functions,
because these checks cannot be represented as plain intervals. Even worse,
in the extreme case of arbitrary user-defined functions, e. g., using iptable’s
queuing feature to shunt packets into the user space [166], the problem of rule
redundancy is not decidable [111]. In contrast, the decision tree transformation
used by RuleBender dispatches only on header fields that are used in virtually
every packet filtering situation, such as IP addresses, port fields, and protocol
types.
10.2 Practical Range Check Considerations
In the previous section, we argued that the key to decision tree linearization
inside of the generated output rule sets is the usage of jump rules with range
checks on certain header fields. However, when generating the output rule set
for a specific packet classification engine, such as iptables, nftables, or ipfw,
we have to deal with the issue that these engines do not directly support range
checks on every field. Although source and destination port range checks between
two ports A and B are natively supported by the syntax A:B or A-B, we also
need to be able to express ranges between arbitrary IP addresses. While iptables
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and nftables support checks for ranges between arbitrary IP addresses, e. g,
5.5.3.4 and 5.5.3.20, by –[src|dst]-range 5.5.3.4-5.5.3.20 in the case of
iptables, ipfw does not directly provide this functionality. Instead, we have to
break up the numeric IP address range into a list of consecutive subnets that cover
the entire range. In the above case, the subnets are 5.5.3.4/30, 5.5.3.8/29,
5.5.3.16/30, and 5.5.3.20/32. These subnets are stored in a table, a fast Radix-
tree-based search structure [165], which can then be used in jump rules as the
desired range check by either ip [from|to] "table(m)", where m is the number
of the used table.
When it comes to sparsely populated fields without the possibility for range
checks, such as protocol fields, we found that a reasonable strategy is to generate
a separate decision tree for each specific value that is used in the source rule set.
For example, a rule set R that specifies rules for TCP, UDP, and ICMP packets, we
first partition the rule set into three rule setsRTCP,RUDP, andRICMP. Subsequently,
we generate a partial output rule set for each of these sub rule sets, which are
concatenated. At the beginning of the concatenated rule set, we add a single jump
rule for each sub rule set, such as
protocol = TCP ⇒ JUMP RTCP
protocol = UDP ⇒ JUMP RUDP
. . .
(10.2)
Furthermore, we handle protocol wildcard rules, if they exist, by swapping them to
the bottom of the rule set before the actual RuleBender transformation. Of course,
in this case, each of the protocol-specific transformed rule Rprot sets is constructed
in a way that, if a packet cannot be classified within Rprot, it is redirected to
the previously swapped-down wildcard rules. Finally, if a certain header field
dimension δ can neither be queried by range checks nor is sparsely populated, we
treat δ as a complex check dimension and do not regard it for the decision tree.
10.3 Enhancements of the Basic Scheme
RuleBender accelerates the classification performance of packet filters at the cost
of increased sizes of the generated rule sets. This, in turn, has the undesired
consequences of larger memory requirements and longer setup times when the rule
set is installed in the packet filter engine. Therefore, we present two techniques
to mitigate the rule set expansion factor induced by RuleBender: branch inlining
and a priori reduction. These enhancements are not mutually exclusive and can
be combined for greater effect.
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(a) Inlined right branches. (b) The reduced result rule set.
Fig. 10.3: Inlining right branches during a RuleBender transformation.
10.3.1 Branch Inlining
Our first proposed extension of the basic RuleBender scheme, branch inlining,
is motivated by the function inlining [44] compiler optimization technique. In
the basic scheme, RuleBender emits two jump rules J ileft and J
i
right for each inner
node Ni during the output rule set generation phase. However, as explained in
Section 10.1, the rule J iright is a wildcard rule that implements an unconditional
jump to the sub rule setRright for the right child node. That is, the packet matching
flow for a packet p always continues in Rright if the left jump rule J ileft does not
match p.
Exploiting this structure, we can emit the rules in Rright directly behind J ileft
instead of jumping to Rright. This modification is correct because the underlying
classification engine linearly searches the rules and will thus continue the search
in Rright, if it has not been redirected earlier by J ileft. Branch inlining requires
only minor modifications to the LINEARIZE_TREE procedure in Algorithm 10.1: the
swapping of lines 10 and 11 as well as the omission of line 8. Figure 10.3 shows the
HyperSplit sub rule set tree with inlined right branches and the resulting output
rule set |R′| generated by RuleBender for the input rule set from Figure 10.2a,
when branch inlining is applied. As sketched in the figure, |R′| is reduced from
nine to seven.
Accordingly, the main result of branch inlining is the size reduction of the gen-
erated output rule set, because this technique halves the number of jump rules
emitted during the tree generation process. However, another positive side effect
is that fewer rules must be traversed and fewer jumps must be executed during
the classification process, which results in a higher classification performance, as
we demonstrate in Section 10.5.
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Fig. 10.4: Sketch of a priori reduction with RuleBender.
10.3.2 A Priori Reduction
RuleBender and the existing reduction-based rule set modification techniques Fire-
wall Rule Optimization (FIRO) [71], Complete Redudancy Removal (CRR) [84], and
Firewall Compressor (FC) [88] work towards the same goal, namely the generation
of rule sets that can be traversed faster. However, RuleBender pursues a strategy
that is opposed to the approach taken by reduction-based schemes: instead of
reducing the number of rules, RuleBender enlarges the rule sets through decision
tree encodings. This motivates an a priori reduction step through either FIRO,
CRR, or FC before the RuleBender transformation. Accordingly, the computation
of the output rule set R′ happens in a two-step process: in the first step, an
intermediate compressed rule set RC is generated. After RC has been computed,
we use it as the input rule set for RuleBender in order to generate the output rule
set R′ in the second step. This procedure is sketched in Figure 10.4.
A priori reduction works without restrictions if the input rule set R does not
contain any complex rules. However, care must be taken if R contains at least one
complex rule, because neither FIRO, CRR, nor FC can deal with arbitrary complex
rules. Therefore, in this case, we apply the following strategy: assuming that
the rules at the indices i1, . . . , ik are complex, we extract the k + 1 sub rule sets
R1, . . . ,Rk+1 that consist only of simple rules, i. e.,
⟨R1, . . . , Ri1−1⏞ ⏟⏟ ⏞
R1
, Ri1 , Ri1+1, . . . , Ri2−1⏞ ⏟⏟ ⏞
R2
, Ri2 , . . . , Rn⏞ ⏟⏟ ⏞
...
⟩. (10.3)
Subsequently, we apply selective minimization to every sub rule set Rj in order to
compute the compressed sub rule sets RCj . The entire compressed rule set R
C ,
which is used as input for RuleBender, is then obtained by concatenating the sub
rules sets RC1 . . .R
C
k+1 and the complex single-element rule sets ⟨Ri1⟩ . . . ⟨Rik⟩ in
the correct order by
RC = RC1 ⟨Ri1⟩ . . . ⟨Rik⟩RCk+1. (10.4)
As demonstrated in Section 10.5, the benefits of selective minimization, when
applied prior to RuleBender, are twofold: first, the size of the output rule set R′ is
significantly reduced, in some cases by an order of magnitude. Second, this size
reduction often leads to more efficient packet classification.
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Memory Output rule Max. output rule Supports
Algorithm Runtime
requirements set size set path length complex checks
Related work
FIRO [71] O(d · n2) O(d · n) O(n) O(n) no
CRR [84] O(nd) O(nd) O(n) O(n) no
FC [88] O(nd+1) O(nd+1) O(n) O(n) no
Proposed approach
RuleBender O
(︃
k∑︁
i=1
|Ti|
)︃
O
(︃
k∑︁
i=1
|Ti|
)︃
O
(︃
k∑︁
i=1
|Ti|
)︃
O
(︁
max T ↑i
)︁
yes (match-based)
Ti, i ∈ {1, . . . , k}: the HC/HS decision trees T ↑i : height of Ti (assumed in O(d) (HC)/O(d · log(n)) (HS))
|Ti|: number of nodes in Ti (assumed in O(nd)) n: number of rules d: number of fields
Tab. 10.1: RuleBender performance characteristics, in comparison with related work.
10.4 Performance Characteristics
After having discussed the basic RuleBender scheme as well as its enhancements,
we take a look at RuleBender’s performance characteristics. The time it takes
to transform an input rule set R into an output rule set R′ is dictated by the
time of the decision tree creations. Therefore, assuming that k decision trees
are created (e. g., for different protocols, as described in Section 10.2), the
transformation time and the memory footprint are in O
(︂∑︁k
i=1 |Ti|
)︂
, where the
Ti are the generated decision trees and |Ti| denotes the number of nodes in Ti.
The same holds for the size of the generated output rule set R′, which directly
depends on the size of the generated decision trees. Of course, the transformation
time increases correspondingly, when a priori reduction is applied, but since the
asymptotic runtime of FIRO, CRR, and FC, are in O(nd), the asymptotic runtime
of RuleBender does not increase in these cases. The same reasoning can also be
applied to the other performance characteristics under consideration.
When it comes to the maximum classification path length for an incoming packet,
we can say that it is bounded by the height of the largest decision tree, plus a
constant number of rules for the tree dispatch and the rules in the leaf nodes. As
previously mentioned in Section 4.5, we assume that the height of HiCuts/Hy-
perSplit trees to be in O(d)/O(d · log(n)), and the number of nodes in the trees
to be in O(nd), as suggested by the literature [58, 61, 107, 144, 147]. These
performance characteristics are summarized in Table 10.1, in comparison to all
existing static transformation approaches that were depicted in Chapter 9.
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10.5 Evaluation
In this chapter, we evaluate RuleBender by comparing it with the existing FIRO [71],
CRR [84], and FC [88] approaches on the basis of the four most important key
performance indicators for rule set transformation schemes: the transformation
time, the rule set size expansion factor, the mean classification path length, and the
resulting achievable classification throughput when using the transformed rule
sets. Furthermore, we examine each of the proposed RuleBender modifications in
detail, and additionally investigate the influence of the decision tree binth param-
eters as well as the number of different actions on the quality of the generated
output rule sets.
10.5.1 Experiment Setup
In order to carry out our experiments, we use our C implementations of RuleBen-
der, FIRO, CRR, and FC. Also, we employ the widely used [43, 13, 69, 92, 107]
ClassBench packet classification benchmark [132] to generate rule sets of sizes
between 64 and 4,096 rules, in steps of 2i with i ∈ {6, 8, 10, 12}. For each size,
we generate ten different rule sets using ClassBench’s Access Control List (acl1)
rule set template. Each ClassBench-generated rule set consists of rules that define
subnet checks on source and destination IPv4 addresses, the transport protocol
(which is either TCP, UDP, or unspecified), and port fields. ClassBench is also used
to generate a uniformly distributed header trace of 20,000 headers for every rule
set.
Our evaluation setup consists of three computers: a sender machine with an Intel
Xeon E5-1660 3.3GHz CPU with eight physical cores (Hyper-Threading disabled)
and 128GB of RAM running Ubuntu Linux 17.04 Server, as well as two firewall
machines equipped with a quad-core Intel Celeron 1.6GHz CPU and 8GB of RAM.
One firewall machine runs Ubuntu Linux 17.04 Server with iptables 1.6.0 and
nftables 0.6, the other firewall machine runs FreeBSD 11.0 with ipfw. The
sender is directly connected to each firewall machine via two 1Gbit/s Ethernet
links, where the first link is used to send traffic from the sender to the firewall
machine, and the second link is used to relay all processed packets back to the
sender. Accordingly, the firewall machines’ routing tables are configured to directly
forward each incoming packet back to the sender machine on a different interface.
That way, we can evaluate the classification throughput of the firewall receiver
machines by counting the number of packets received back on the corresponding
sender interface. This evaluation setup is illustrated in Figure 10.5.
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Fig. 10.5: Sketch of the RuleBender evaluation setup, showing the sender and one
firewall machine.
Our evaluation code was compiled on the sender machine using gcc 6.3.0 with
the compile options -Wall -Wextra -pedantic-errors -Werror -std=gnu99
-march=native -O3 -DNDEBUG. The rule set transformations are executed on the
sender machine, which also generates and sends the traffic of 64 byte sized TCP
and UDP packets corresponding to the traces generated by ClassBench. We use the
tcpreplay [176] tool to send the packets as fast as possible over a time period
of ten seconds by looping over the trace to either the Linux or FreeBSD firewall
machine. The firewall machines’ packet filters are configured with the rule set
under test, and after each test run, we extract the number of packets that were
processed during ten seconds using the netstat tool. The last rule in every rule
set is a match-all rule with an ACCEPT action. We evaluate the rule sets with two,
four, and eight different actions ACCEPTi, where each action is a redirection to
ACCEPT (implemented via jumps). As ClassBench does not generate these actions,
we take the generated rule sets and randomly distribute the actions over the rules
within the rule set. These redirections are used in order to study the effect of
different numbers of actions, without having to use real actions like DROP or
REJECT, which would distort our measurement results. Hence, every rule in the
source rule sets defines a randomly chosen action in {ACCEPTi|i < imax}, with
imax ∈ {2, 4, 8}. This is important for meaningful benchmarks, since the CRR and
FC approaches would reduce every rule set, where each rule defines the same
action, to a one-rule output rule set, which is not a realistic use case.
In the remainder of this section, the data points in the plots show the mean result
of ten evaluation runs (each run with a different randomly generated rule set)
and with corresponding 95% confidence intervals, if not stated otherwise in the
plot captions. The transformation algorithms under scrutiny in are shown in
Table 10.2. If not stated otherwise, the binth parameter β for the decision trees,
as described in Section 4.5, is set to 16, because smaller values of β often lead
to significantly longer preprocessing times. We deliberately choose to not cover
the entire crossproduct of possible algorithm combinations, but instead focus on a
meaningful subset of techniques that implement different algorithmic idea and
yield a measurable improvement. For example, we do not cover HiCuts with
inlined right branches, as it yields worse results than HyperSplit with inlined right
branches and utilizes the same algorithmic enhancement.
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Transformation algorithm Abbreviation
Firewall Rule Optimization FIRO
Firewall Rule Optimization CRR
Firewall Compressor FC
RuleBender with HiCuts HC
RuleBender with HyperSplit HS
RuleBender with HyperSplit
and inlined right branches
HS (inline)
RuleBender with HyperSplit,
inlined right branches, and a priori CRR
CRR→ HS (inline)
RuleBender with HyperSplit,
inlined right branches, and a priori FC
FC→ HS (inline)
Tab. 10.2: Evaluated transformation algorithms.
In order to verify the correctness of the transformed rule sets, we use a self-written
linear-search-based interpreter that matches a trace of packet headers against a
specified rule set and logs the sequence of actions determined for the different
packet headers. We consider a transformed rule set R′ to be correct, if it yields
the same sequence of actions as the original input rule set R. This sanity check is
done for every input rule set/output rule set combination and for every evaluated
algorithm, and passes in every case. Furthermore, we use the interpreter to
determine the average classification path length, i. e., the number of rules a packet
header traverses until a final classification verdict can be issued.
10.5.2 Rule Set Size and Transformation Time
In the beginning of our evaluation, we take a look at the size of the rule sets
generated by the different transformation techniques. Furthermore, we investigate
the time it takes to transform an input rule set into a corresponding output rule
set. In Figure 10.6, the sizes of the output rule sets for the different algorithms
are shown. As expected, the application of the reduction based approaches
FIRO, CRR, and FC leads to a smaller average output rule set size, while the
RuleBender variants HC, HS, and HS (inline) inflate the rule set size, up to a
considerable factor of 20.3× in the case of HiCuts with 4,096 rules. The large
error bars in case of HyperSplit originate from one particularly large output rule
set with about ten times as many rules as the other output rule sets, which can
be explained by a series of unfavorable cuts during the tree construction process.
However, we also observe that the rule set expansion is reduced when applying
HyperSplit instead of HiCuts and through the usage of branch inlining. This can
be explained by the fact that HyperSplit generally produces smaller decision trees
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than HiCuts. Also, the HyperSplit trees are binary trees, that can be directly
translated into two dispatch rules (or one, in the case of inlining). In contrast, the
k-ary nodes produced by HiCuts must be transformed into binary search trees,
which in turn requires more output rules. Lastly, we observe that a priori reduction
can significantly further reduce the size of the result rule sets, especially for the
larger rule set sizes, because HyperSplit generates smaller decision trees due to
the reduced rule set size.
Fig. 10.6: Average output rule set sizes for the different transformation algorithms for
rule sets with two actions. The exact size of the input rule sets are shown for
reference purposes.
Fig. 10.7: Average output rule set size for the different transformation algorithms,
depending on the number of actions in the input rule set.
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Fig. 10.8: Average output rule set size for RuleBender with HyperSplit (inline),
depending on the number of actions in the input rule set.
Figure 10.7 demonstrates the effect of an increased number of actions on the
effectiveness of reduction-based approaches. While HiCuts and HyperSplit are not
affected by the number of different actions in a rule set, since the decision tree
construction is action-agnostic, this is not the case for the removal of downward
redundant rules, as performed by FIRO, CRR, and FC. Accordingly, the quality of
RuleBender generated rule sets does not diminish with an increasing number of
actions. However, the effectiveness of a priori reduction is of course also negatively
impacted by an increasing number of actions, as confirmed by Figure 10.8. In fact,
the more actions are used in the input rule set, the more the size of the rule set
generated by RuleBender (inline) with a priori reduction converges against the
result of plain RuleBender (inline).
Next, we investigate the transformation times for the different algorithms, which
are shown in Figure 10.9. It can be seen that all algorithms can produce an
output rule set in well below one second for the given rule sets, with FIRO being
the fastest approach, since its runtime is only quadratic in the number of rules.
Furthermore, we observe that plain RuleBender executes significantly faster than
CRR and FC, especially when used with HyperSplit, as it yields smaller decision
trees than HiCuts. The longest transformation time is required by RuleBender with
a priori reduction, which is no surprise, since it has to execute two preprocessing
algorithms instead of one.
Summarizing the investigation of output rule set sizes and transformation times,
we note that all regarded algorithms perform reasonably fast for the utilized
rule sets, and are suitable for environments that do not require several rule set
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Fig. 10.9: Average transformation times for the different transformation algorithms for
rule sets with two actions.
changes per second. Moreover, the results demonstrate the inflation character
of RuleBender: in order to encode the decision trees in the rule set, the output
rule set typically grows in size. This effect, however, can be diminished by the
application of a priori reduction, whose effect increases with a decreasing number
of actions. In fact, when the number of actions is only as small as two, the
RuleBender-generated rule sets are in many cases even smaller than the input
rule sets.
10.5.3 Path Length, Throughput, and Tree Height
As previously mentioned in Chapter 10, the main motivation behind RuleBender is
the reduction of the classification path length for incoming network packets
through the encoding of decision trees in the generated rule set. The shorter the
average classification path length is, the less rules must be processed in the linear
search executed by the underlying classification engine. Consequently, we expect
that this results in a higher achievable firewall throughput.
Figure 10.10 shows the average classification path lengths for the different trans-
formation approaches. The plot indicates that the reduction-based FIRO, CRR,
and FC algorithms are able to reduce the mean path, in case of FC with 4,096
rules down to 40% in comparison to the unmodified rule sets. Furthermore, it can
be observed that the RuleBender variants without a priori reduction significantly
reduce the path lengths further for each of the rule set sizes under scrutiny, as a
result of the rule-set-encoded decision trees. Here, RuleBender with HyperSplit
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and inlined right branches yields the best results for every rule set size. This is
particularly well visible in the case of 4,096 rules, where the average path length
is reduced to 0.8% compared to the original rule sets’ path lengths. Also, we
see that RuleBender with a priori reduction performs insignificantly worse than
RuleBender without this technique. The reason for this effect is the removal of
downward redundant rules by CRR and FC: as explained in detail in Section 9.2,
a rule Ri is downward redundant if a combination of less highly prioritized rules
with the same actions cover Ri’s effective rule set, without being disturbed by
intermediate intersecting rules with different actions. However, the removal of
downward redundant rules can occasionally lead to longer path lengths, which
happens in the linear leaf rule sets in the encoded decision trees.
In the previous section, we saw that the number of different actions in the source
rule sets influences the size of the output rule sets of reduction-based approaches.
Figure 10.11 shows that this circumstance leads to longer path lengths for the
FIRO, CRR, and FC algorithms, due to the greater size of the transformed rule
sets.
Finally, we investigate the achievable throughput with actual network traffic
when deploying the different rule sets onto our firewall machines, which are
equipped with the iptables and nftables or ipfw packet filters, respectively.
Figures 10.12, 10.13, and 10.14 show the results of our throughput experiments
for the different rule set sizes and the different algorithms. On each system, we
additionally show the achievable throughput for firewalls with an empty rule
Fig. 10.10: Average classification path lengths for the different transformation
algorithms for rule sets with two actions.
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Fig. 10.11: Average classification path lengths for the different transformation
algorithms, depending on the number of actions in the input rule set.
set for reference purposes, which represents an upper limit for the maximum
classification performance on the respective system. First, we see that the Linux
machine can process about 420K packets per second, while the FreeBSD system
only processes about 174K packets per second. Unfortunately, we cannot explain
where this discrepancy originates from, as it has many possible causes, such as
kernel configurations, device drivers, or implementation details in the network
stack. In both systems, the routing table is configured with as little as four entries
and therefore unlikely to result in a severe bottleneck.
Moving on to the actual classification throughputs, it can be seen that for all
three packet filters, the measured throughput drops drastically with an increasing
number of rules in the firewall, down to about 3,500 packets per second in
the case of nftables with 4,096 rules. Interestingly, iptables demonstrates a
by far better performance than nftables, despite the fact that nftables is the
de facto successor system to iptables. In all three cases, the application of
reduction-based transformations typically leads to throughput increases, in the
case of nftables with 4,096 rules up to a factor of 7×. However, the figures
also demonstrate that the different RuleBender variants significantly outperform
both the original rule set as well as the generated rule sets by FIRO, CRR, and
FC, for the rule sets with a size greater than 64 rules. The only exception here is
RuleBender with the HiCuts decision tree algorithms, whose search trees are much
larger than those utilized by HyperSplit. This is confirmed by Figure 10.15, which
illustrates the average maximum tree heights for both HiCuts and HyperSplit
with different binth parameters. It can be seen that for a binth value of 16,
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Fig. 10.12: Average iptables firewall throughput for rule sets generated by the
different transformation algorithms, for input rule sets with two actions. The
throughput for an empty firewall is shown for reference purposes.
which we used for our experiments, the HiCuts tree depths are significantly larger
than for HyperSplit. Furthermore, we must keep in mind that the application
of HiCuts requires the generation of a binary search tree per cut step, which
further deepens the total tree height. This is also the reason why we could not
evaluate RuleBender with HiCuts on the nftables firewall, because nftables
rule sets have a hardcoded limit for the number of consecutively linked rule chains,
which is 15. Since we do a transport layer protocol dispatch in the beginning of
the transformed rule sets, as described in Section 10.2, and furthermore have
to re-map our virtual ACCEPTi actions to actual ACCEPTs, we are limited to a
maximum tree height of 13, as shown in Figure 10.15. This limitation also forced
us to increase the binth for HyperSplit from 16 to 32 or 64 in some cases.
Nevertheless, we still achieve the best throughput increase for RuleBender on the
nftables system, which is up to factor of 44.2× without a priori reduction, when
compared to the original rule set, and up to a factor of 6.3×, when compared
to the best results of reduction-based approaches. With a priori reduction, we
can further increase these factors to 49.7× and 7.1× with nftables, respectively.
We achieve qualitatively similar results with iptables and ipfw, but the factors
look different here: with iptables, RuleBender without a priori reduction in-
creases the throughput up to factor of 7.2×, and with a priori reduction to 7.6×
when compared to the original rule sets. When compared to the best related
work results with the FC algorithm, as indicated by Figure 10.12, these factors
are 2.8× and 2.9×, respectively. In the case of ipfw, these factors are 13.7×
(RuleBender without a priori reduction vs. original), 14.1× (RuleBender with a
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Fig. 10.13: Average nftables firewall throughput for rule sets generated by the
different transformation algorithms, for input rule sets with two actions. The
throughput for an empty firewall is shown for reference purposes.
priori reduction vs. original), 5.7× (RuleBender without a priori reduction vs.
FC), and 5.8× (RuleBender with a priori reduction vs. FC).
Interestingly, we observe that RuleBender with a priori reduction leads to better
throughput results than RuleBender without this technique, despite the fact that
a priori reduction leads to longer path lengths, as we saw earlier. In order to
explain this phenomenon, we perform a final experiment, where we generate
synthetic rule sets in the same sizes as before, with traces that force worst-case
behaviour in the sense that every packet needs to traverse the entire rule set
before it is finally accepted. These rule sets are generated in two flavours: in the
first variant, the rule set does not define any jumps actions, and therefore the
rules are traversed strictly linearly without jumps. In the second variant, each
rule defines a jump to the next rule, such that every every packet “jumps” n− 1
times before it is accepted. For each size in {64, 256, 1,024, 4,096}, two such
rule sets are generated (one with jumps and one without), with a corresponding
trace of 20,000 equal 64-byte-sized packets. Using these rule sets, we perform
throughput experiments as before, and repeat each measurement ten times for
each of the firewall engines under scrutiny. The results of these measurements
are given in Figure 10.16, which yields an explanation to the above observed
effect: for each rule set size and for every firewall engine, it can be seen that the
firewall throughput significantly drops when using the jump-based rule sets, in
comparison with the non-jump rule sets.
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Fig. 10.14: Average ipfw firewall throughput for rule sets generated by the different
transformation algorithms, for input rule sets with two actions. The
throughput for an empty firewall is shown for reference purposes.
Fig. 10.15: Average maximum tree height for RuleBender with HiCuts and HyperSplit
for rule sets with two actions, depending on the binth value β.
This leads us to the conclusion that the execution of jumps are more costly in
terms of runtime than simple switches to the next rule. Of course, this experiment
is designed to exhibit worst-case behaviour, as the RuleBender-generated rule
sets execute far less jumps for the rule sets under consideration, as confirmed
by Figure 10.15. Nevertheless, due to the fact that a priori reduction leads to
smaller decision trees, the firewall engines need to execute fewer jumps for rule
sets generated by RuleBender with a priori reduction than for rule sets generated
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Fig. 10.16: Average firewall throughput for rule set/trace combinations either without
jumps or with as many jumps as rules. The error bars are in many cases too
small to be visible.
by RuleBender without this technique. In turn, the throughputs for the former
rule sets are higher than for the latter ones.
10.6 Limitations
As demonstrated in the previous section, the RuleBender approach is able to signif-
icantly increase the classification throughput in the case of iptables, nftables,
and ipfw firewall systems. However, the section also indicated that certain re-
quirements must be met in order to (a) generate rule sets that can be loaded into
the underlying classification engine, and (b) to allow the underlying engine to
take advantage of the encoded decision trees.
In the case of nftables, we must ensure that the number of concatenated path
lengths does not exceed the hardcoded threshold of 15, otherwise the generated
rule set cannot be used. As another example for a system with similar constraints,
we address OpenFlow switches [97], which organize the rule set in so called flow
tables. Although OpenFlow switches implement jumps and can organize sub
rule sets into different tables, OpenFlow versions up to 1.5.0 support only up
to 254 different flow tables [174]. This is a more severe restriction than the one
imposed by nftables, because it imposes a hard limit on the number of sub rule
sets and, in consequence, on the number of nodes in the decision trees. As such,
while RuleBender can theoretically be applied to OpenFlow rule sets, the binth
parameter may have to be set to large values in order to restrain the decision tree
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sizes, which can have a negative impact on the achievable gain in throughput
(for OpenFlow systems that actually rely on a linear search for at least some flow
tables).
Furthermore, the implementation of jumps can be another practical obstacle
for the successful application of RuleBender. While the systems we evaluated
in Section 10.5 provide jumps with reasonably good performance, this is not
always the case. For example, the BSD firewall ipf [175] also provides jump
actions in the form of “skip n”, which ignores the next n rules and continues
evaluation at the n + 1st rule after the current rule. Unfortunately, such a skip
is not implemented as a goto instruction, but instead actually traverses the rule
set until the desired rule is reached, simply without evaluating the intermediate
rules. As a result, the execution of jumps, especially when long-ranged, is basically
nothing else than a simplified linear search and does not reduce the classification
path length, which renders the application of RuleBender pointless for ipf.
Therefore, from a practical point of view, RuleBender should only be applied to
rule sets for a classification system S, if S fulfills the above requirements (a) and
(b). Otherwise, we advise to use an existing reduction-based scheme, as discussed
in Chapter 9.
Finally, RuleBender does not provide a strictly semantics-preserving rule set
transformation if the complex checks in the input rule set are not match-based.
For example, consider a complex check that uses a random number generator to
probabilistically accept or drop packets. Whenever this rule is traversed, it will
change the classification-relevant state due to state changes within the random
number generator. Now, when considering a rule set that consists of several of
these rules, RuleBender will potentially separate these rules into different tree
nodes. Therefore, the RuleBender-generated rule set will likely yield other state
transitions than the original rule set, because in the RuleBender case, a different
number of rules is traversed.
140 Chapter 10 The RuleBender Approach
11Summary
In this chapter we introduced the RuleBender algorithm, a technique that trans-
forms input firewall rule sets into larger output rule sets which encode fast decision
tree search structures. To this end, RuleBender exploits jump actions, that redirect
the matching flow of the firewall to another point in the installed rule set. That
way, it is possible to encode the dispatch logic of a decision tree algorithm into
the rule set itself, without the need to change the underlying classification en-
gine implementation, which often implements a straightforward, but slow, linear
search over the rule set. By specializing rule sets on the jump capabilities of the
underlying system, we can significantly reduce the average classification path
length of incoming network packets, which, in turn, leads to higher achievable
throughputs. That way, RuleBender can significantly increase the matching per-
formance of sequential classification systems with support for reasonably fast
jumps. Hence, the RuleBender approach can be used as an optimizer for both
standalone software systems as well as hybrid systems based on offloading engines
that partially rely on software-based classification [25, 3, 5, 6, 18].
Next to the basic RuleBender approach, which we prototyped using the well-
known HiCuts [63] and HyperSplit [107] algorithms, we presented two enhance-
ments in order to mitigate RuleBender’s main drawback: the size expansion of
the generated output rule sets. The first enhancement, branch inlining, is a direct
improvement of the decision tree encoding in the generated rule set and reduces
about half the generated jump rules. The second technique, a priori reduction,
applies an existing reduction-based transformation algorithm to generate an in-
termediate rule set, which is fed to RuleBender. Although this approach requires
more preprocessing effort, the resulting rule sets are significantly smaller, when
compared to plain RuleBender-generated rule set, and often even smaller than
the original input rule sets.
When compared to related work, RuleBender provides the advantages that it
can deal with nearly arbitrary complex matching criteria, in contrast to related
work [71, 84, 88], which can only handle range-based checks. Also, we presented
a technique to handle such complex rule sets with RuleBender, when a priori
reduction is applied. Moreover, the performance of RuleBender-generated rule
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sets does not suffer when the number of different actions in the source rule set
increases, albeit the effectiveness of a priori reduction decreases in such cases.
Our evaluation, which is mainly based on the ClassBench benchmark tool [132],
demonstrated that classification path length reductions of two orders of magnitude
for rule sets up to 4,096 rules are possible. These path length reductions, in turn,
lead to significant throughput increases up to factors of 7x, 14x, and 49x for the
iptables, ipfw, and nftables firewall engines, respectively.
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Part III
FPGA-based Packet Classification

12Introduction
Most existing packet classification systems rely on classical software-based classifi-
cation techniques, as introduced in Part I and Part II: that is, incoming network
packets are received by a network interface controller and enqueued into a receive
or backlog buffer [117] typically located in the host system’s DDR RAM. Subse-
quently, packets are fetched from the backlog buffer by the CPU, which either polls
the buffer or is triggered by interrupts [117]. From this point on, a packet starts
its long journey through the operating system’s network stack, where various
functions, such as parsing, packet classification, and egress processing must be
executed. Many of these procedures, e. g., packet classification or forwarding,
require several additional memory accesses, sometimes even into external RAM
in case of cache misses, which further prolongates the packet processing [112].
Accordingly, tight throughput or latency guarantees can hardly be given on such
systems: for example, if the installed packet classification rule set grows, the
performance of all existing classification approaches, as discussed in Part I, will
generally begin to deteriorate, either due to large utilized search data structures
that exceed cache capacities or due to search times larger than O(1). As such,
reaching throughputs beyond 10Gbit/s is hardly feasible for existing packet classi-
fication systems based on today’s general purpose CPUs [69], even on multi-core
architectures with parallelizable classification algorithms [110].
Thus, in order to achieve line rates of 40Gbit/s or higher, as may be required in
data centers [143], core carrier networks [29], or heavy-load VPN endpoints [137],
specialized hardware architectures are required that are able to provide a large
amount of true parallelism to process many packets at the same time [46].
Due to their vast parallel computing capabilities, Field-programmable Gate Ar-
The notion of multi-dimensional tailor-made matching circuits, as presented in this chapter, was
published as first author in [14] and [15], and was also presented on domestic conferences [16]
and workshops [17]. The staged priority encoder presented in [15] was suggested by Klaus
Reinhardt. An application of this concept to longest prefix matchers, alongside an architec-
ture for partial reconfiguration and prior rule set optimization, was published as first author
in [9] and [8], respectively. It was first prototyped the bachelor’s thesis [19] of Daniel Bendyk,
which was supervised by the author.
The described specialized matching circuitry served as the hardware matching part in Andreas
Fießler’s HyPaFilter [3, Section 4.1] and HyPaFilter+ [6, Section IV] systems. Furthermore,
the addition of multiple pipeline stages to the generated matching circuits was described in [6,
Section VIII (I)]. Finally, the combination of specialized and generic matching circuits, as well as
the usage of negation vectors, was prototyped by the author and evaluated by Andreas Fießler
in a joint work, which was published as co-author in [2].
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rays (FPGAs) [162] and Application-specific Integrated Circuits (ASICs) [159] are
suitable candidates for low-latency high-performance packet classification systems:
FPGAs can execute thousands of logical or arithmetic operations in parallel [37,
4, 56, 15, 68, 69, 109], as opposed to the sequential processing model of con-
ventional CPUs. In contrast to ASICs, FPGAs can be reconfigured arbitrarily often
to implement different user-specified circuitry, which is a useful and valuable
feature in many application domains, such as network packet processing [46, 54],
database query optimization [152], image processing [35], and software-defined
radio [95]. This is an inherent advantage over conventional ASICs, as it creates
the possibility for extending the functionality without the need to either physically
manufacture a new circuit or to rely on slow additional software processing.
Accordingly, many sophisticated FPGA-based packet processing schemes have
been proposed by the research community [56, 68, 69, 109] which all rely on
massively parallel and pipelined classification routines. However, although these
approaches differ greatly in detail, their architectures are mostly based on a strict
separation between a generic packet processing algorithm and a corresponding
configuration memory that stores the employed packet classification rule set. As a
result, these architectures have to process two input parameters at runtime: (1)
the network packets, and (2) the in-memory data structure that represents the
currently active packet processing policy.
In this part, we exploit the reconfiguration ability of FPGAs to construct low-
latency classification engines in a way fundamentally different to existing ap-
proaches based on generic matching circuits: instead of implementing a conven-
tional approach based on configuration memories on top of the FPGA, we generate
matching engines that are tailor-made for one specific rule set R. That way, we
eliminate the need to interpret the rule set search data structure at runtime by
partially evaluating the matching circuit with respect to the rule set R. Hence,
instead of utilizing a generic configurable circuit C, we replace all configurable
variables by constants based on R, which yields a new circuit CR whose operation
is fixed on the rule set R, as sketched in Figure 12.1. In comparison to a generic
matching circuit C that is configured to implement the rule set R, the rule-set-
specialized circuit CR has a significantly smaller hardware resource footprint,
because it implements only the exact amount of logic to represent the semantics
of the specific rule set R.
The implication of this approach, however, is that changes to the rule set R
require a rebuild of the matching circuit, which is typically significantly more
time-consuming than updating the configuration memories of a generic matching
circuit. Therefore, we go one step further and aim to combine the advantages
of both specialized and generic matchers in a hybrid classification system. This
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Fig. 12.1: Design flow of the Massively Parallel Firewall Circuits (MPFC) approach. A
rule set R is first compiled into a circuit CR, which is subsequently
programmed onto the FPGA in order to process network packets. (Parts of
this figure were created by the author during his regular work at genua GmbH
and are used in this work with genua’s permission.)
dual-matcher pipeline is able to benefit from heavily optimized partially evaluated
circuits, that are used to implement static rules, as well as the quick update
capabilities of runtime-configurable matchers.
In general, the classification approaches presented in this part are designed to
efficiently solve the Geometric Packet Classification Problem, and thus only take
geometric rule sets into account. However, these techniques can also used as
classification subsystems in hardware-software co-designs, which address the
Complex Packet Classification Problem [3, 6].
The remainder of this part is structured as follows: in Chapter 13, we briefly
introduce the most important aspects of FPGA architecture and design flow.
Subsequently, we review related work in the domain of FPGA-based packet clas-
sification in Chapter 14. Thereafter, we describe and evaluate our proposed
rule-set-specialized filtering circuits and hybrid classification pipeline in Chap-
ter 15 and Chapter 16, respectively. Finally, we review and conclude this part in
Chapter 17.
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13FPGA Fundamentals
Before we dive into the details of the proposed FPGA-based classification systems,
we first pave the ground by introducing the principles of FPGA-based packet
processing in this chapter. As FPGAs work fundamentally different to commonly
used CPUs, we also take a brief look at the hardware architecture of common
FPGAs in order to introduce key terms used in the remainder of this part.
13.1 FPGA-based Packet Classification
Traditional software-based packet classification on CPUs is mostly based on the
sequential execution of several instructions in order to process incoming packets.
Although conventional CPUs also provide support for true parallel computation
via instruction pipelining [160, Chapter 12], SIMD (Single Instruction Multiple
Data) instructions [160, Chapter 18], or multithreaded execution [161, Chapter
2], they are limited by the still relatively small number of CPU cores and SIMD
registers, the instruction pipeline’s depth, as well as undesired effects such as
pipeline flushes.
In contrast, most FPGA-based classification approaches rely on custom compu-
tation units, which typically execute many operations in parallel [56, 68, 80,
109]. Furthermore, these computation units are often arranged in deep pipelines
that enable the time-shifted parallel processing of multiple packets as well as the
execution of hundreds or thousands of logical operations per pipeline stage. This
aspect, in combination with the fact that each unit within the pipeline typically re-
quires a single clock cycle to process its input data, in turn leads to a deterministic
throughput of one classified packet per clock cycle [56, 68, 109]. Depending on
the number of packets that can be injected into the pipeline per clock cycle, the
system’s throughput can be further increased by implementing multiple processing
pipelines in parallel. Hence, despite the fact that the clock frequency, at which a
larger FPGA design can be operated (typically a few hundred MHz [156, Chapter
1]), is much smaller when compared to conventional CPUs (several GHz), the
achievable throughput is generally significantly higher due to the FPGA’s emission
of one or several classification results per cycle. The general shape of such a
pipelined classification system is sketched in Figure 13.1.
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Fig. 13.1: Sketch of a general FPGA-based packet classification system consisting of two
parallel processing pipelines.
However, despite the massive parallel computing capabilities provided by FPGAs,
the creation of an FPGA-based classification system does not come without its
own challenges. The main question that has to be answered is: given a packet
rate of X packets per second and a rule set R of size |R|, is it possible to build a
classification pipeline that implements R using the finite resources provided by
the FPGA while processing the packet rate X, as introduced in the next section?
13.2 FPGA Architecture and Components
In order to be capable to implement custom user-defined logic functions and
processing pipelines, current FPGAs consist of a multitude of small programmable
logic blocks. Depending on the FPGA vendor, these logic blocks are referred to as
Configurable Logic Blocks (CLBs) (for Xilinx FPGAs) [156, Chapter 1] or Adaptive
Logic Modules (ALMs) (for Intel FPGAs) [181]. In the remainder of this work, we
will use the Xilinx CLB nomenclature, as our experiments are based on Xilinx hard-
and software. Although differing in implementation details between different
vendors, the functionality of these logic blocks is similar, in that each block is
capable of implementing a small number of Boolean functions. Furthermore,
each CLB provides a small amount of flip-flops which can be used to store the
outputs of the logic functions realized within the CLB. Hence, CLBs can be used
to implement combinational and sequential logic circuitry.
To provide means for re-programmable combinational logic, CLBs contain one or
more Lookup Tables (LUTs) [181, 42]. A lookup table is a small circuit consisting
of multiplexers and SRAM cells that can store the truth tables of Boolean functions
with at most k variables, with k ≤ 8 in many of today’s FPGA architectures [181,
42]. Since the LUTs’ contents can be modified at will, it is possible to change the
application implemented by the FPGA (nearly) arbitrarily often—which is the
origin of the term “field-programmable”. The composition of a three-bit LUT is
illustrated in Figure 13.2.
Most non-trivial applications (or designs, in FPGA terms), however, cannot be
implemented within a single CLB, as their combinational logic requires more than
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Fig. 13.2: Sketch of a three bit lookup table that can implement any Boolean function
f : {0, 1}3 → {0, 1} [181].
k input variables or due to more than one required pipeline stages. Therefore,
the applications’ logic must be subdivided into a set of smaller circuits that each
can be implemented by one CLB, which are in turn logically wired together in
order to implement the desired functionality. These connections are realized via a
switch matrix, a network of busses spread throughput the FPGA’s logic fabric [156,
Chapter 1]. Using Programmable Interconnect (PI) elements, the in- and outputs
of various CLBs can be linked in order to implement larger combinational or
sequential logic functions. The interface to external IO components, such as
network interfaces, video peripherals, or thermal sensors, is provided via IO
Blocks (IOBs) or dedicated transceivers, through which the FPGA can communicate
to external components. Finally, many FPGA vendors embed hard blocks of fixed
and often required functionality in the logic fabric, such as Block RAMs (BRAMs),
Digital Signal Processors (DSPs), or entire CPUs [157, Chapter 2]. Although some
of these components can also be implemented using CLBs, it is far more efficient
to provide them as fixed ASIC blocks [133]. Figure 13.3 depicts a simplified view
of an FPGA logic fabric with IOBs and BRAM hard blocks.
In principle, an FPGA is able to implement any logic function that is small enough
to be fit within the entirety of CLBs available within the logic fabric. However,
in practice, more constraints have to be taken into account. One of the most
fundamental criteria for an FPGA design is the critical path length [98], which
refers to the longest signal propagation time within the design (or more specif-
ically, within a certain clock domain of the design). If the signal propagation
delay is too great, a design may not function properly at the targeted operating
frequency, although it technically fits within the logic fabric. In fact, a design’s
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Fig. 13.3: Basic architecture of common FPGAs, showing CLBs, IOBs, PIs, and
BRAMs [156, Chapter 1][157, Chapter 2][158, Chapter 11].
timing requirements is often the reason behind a deeply pipelined architecture,
in order to keep the individual combinational logic blocks small [6, 56, 109].
Other constraints include heat generation, power dissipation, or the design’s total
computation latency.
13.3 FPGA Design Flow
In order to implement a desired functionality on an FPGA, the FPGA has to be
configured using a configuration bitstream [153, Chapter 2]. Similar to software
executables targeting a certain CPU, an FPGA design has to be compiled into a
bitstream using several compilation steps, as depicted in Figure 13.4. In most
cases, the input to the compilation flow is specified via the design’s Register-transfer
Level (RTL) representation in a Hardware Description Language (HDL), together
with a description that links the design’s in- and outputs to FPGA-specific pins.
The compilation flow begins with the analysis, synthesis and technology mapping of
the provided RTL design [153, Chapter 2]. In these steps, the design’s sources are
parsed and the described logic is optimized and transformed into a netlist, which
is a network of programmable LUT primitives [48]. Thereafter, the generated
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Fig. 13.4: The typical FPGA compilation flow.
netlist is placed onto the actual physical programmable cells (i. e., the CLBs) of the
targeted FPGA. Accordingly, the FPGA’s interconnect network is used to implement
the connections between the individual CLBs and other components, which is
referred to as the routing step. Finally, the synthesized, mapped, placed, and
routed design is translated into the configuration bitstream.
Although the FPGA compilation flow is conceptually similar to the compilation of
software programs, it is significantly more time-consuming. This is due to the fact
that many of the executed compilation steps face computationally hard problems.
For example, the synthesis step performs a logic optimization, which is known to
be NP-hard [48, 140]. Likewise, the technology mapping and routing steps cannot
be solved efficiently [48, 91, 140]. As these problems are generally not solvable
in a reasonable amount of time, CAD tools rely on approximation algorithms
and heuristics such as the Espresso logic minimizer [154, Chapter 4] in order to
assemble non-optimal configuration bitstreams. Although the generated FPGA
circuit configuration is not optimal, e. g., due to non-minimal logic circuitry, it still
provides a significantly higher quality than the unoptimized RTL design input.
In the proposed MPFC approach, we inherently exploit the FPGA compilation
flow’s optimization steps, as the rule sets are embedded into the RTL design before
it is optimized. Hence, MPFC matchers are considerable more efficient in terms
of logic utilization and power dissipation than approaches that utilize generic
matching circuitry which load rule sets at run time.
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14Related Work
Packet classification based on FPGAs and TCAMs has been an active topic of
research since the early 2000s. Hence, we review existing FPGA/TCAM-based
classification techniques in this section and point out the differences to the pre-
sented Consul approach. Generally, most of these techniques rely on generic,
i. e., configuration-memory-controlled, matching pipelines, which stand in sharp
contrast to the specialized MPFC matching circuits.
14.1 Ternary Content-addressable Memory
We begin our survey of existing hardware-based classification schemes by review-
ing the most widely deployed matching circuit type, namely Content-addressable
Memory (CAM) and Ternary Content-addressable Memory (TCAM) [102]. Although
CAM circuits are not a matching technique designed or especially well suited for
FPGA implementation [37], ASIC-based CAMs are still the de-facto standard used
for fast packet classification [30, 67, 120, 126]. Furthermore, CAMs serve as
a baseline benchmark for many FPGA-based matching approaches [56, 68, 69,
109], and also inspired a series of hybrid matching algorithms [125, 136] as well
as numerous Static RAM (SRAM)-based CAM emulation approaches for FPGA
implementation [27, 67, 108, 134, 135, 150].
As the name suggests, a CAM circuit is addressed via the contents of a search word,
in contrast to conventional RAM, which is accessed using numerical addresses. In
essence, a CAM can be thought of as a “hardware hashmap” that implements key-
value lookups, resolves collisions with a priority encoder and can process lookup
operations in a small deterministic time. In fact, typical CAMs use pipelined
architectures and provide one lookup result per clock cycle, with a constant
read latency of one clock cycle. In order to deliver high lookup rates at small
read latencies, a CAM with a storage capacity of k w-bit key-value-pairs (to
which we refer as a k-w-CAM) consists of three basic components arranged in a
pipeline [102]: a w-bit key matcher with k match lines, a k-bit priority encoder,
and a value storage of capacity k.
The matching techniques described in this chapter exclusively refer to existing related work by
other authors. These techniques are depicted in the author’s words to provide an overview and
understanding of existing state-of-the-art, against which the author’s work can be compared.
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The CAM matcher is used to compare a w-bit search word x with every stored key
ki(1 ≤ i ≤ k) in parallel in a single clock cycle, which results in a match vector V
consisting of k bits. Here, bit i in the vector V is set if x equals ki, and is unset
otherwise, i. e.,
V [i] =
⎧⎪⎪⎨⎪⎪⎩
1 if x = ki
0 otherwise.
We call the circuitry which computes the ith element in V the ith match line Li.
Note that the match vector yields a multi-match result, since it indicates every
matching stored key. Although such multi-matches are useful in certain scenarios,
such as multi-match packet classification [148], we review CAMs in the context of
best-match packet classification, and thus need to extract the match index i∗ of the
most highly prioritized set bit in V . Accordingly, in the next step, a k-bit priority
encoder is applied in order to compute the ⌈log2(k)⌉-bit index i∗ which indicates
the first matching key ki∗ . Depending on the implementation of the priority
encoder, the index computation requires between one and ⌈log(k)⌉ clock cycles,
as explained in Section 15.2. Finally, the index i∗ is used to look up the desired
value m = vi∗ from the value storage, which is typically implemented as a simple
SRAM access [93, 102], which requires another clock cycle. In order to illustrate
the CAM lookup, Figure 14.1 sketches the described matching pipeline.
The CAM matching circuitry described so far supports only one native match
operation, namely exact matches. However, as one of the primary intended use
Fig. 14.1: Sketch of a 4-4-CAM circuit alongside a priority encoder and the value storage
with an example configuration. Configuration busses are shown in red. In this
example, searching the key x = 1000 yields the match vector V = [0100].
Accordingly, the corresponding match index is i∗ = 01, and the match result is
set to r = 000.
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cases of CAMs is the implementation of fast longest prefix matchers [93], the
restriction on only exact matches is impractical in the sense that it prevents an
efficient representation of IP subnets. While it is theoretically possible to expand
every subnet in a routing table and store the individual IP addresses in the CAM’s
match lines, this approach would require prohibitively large amounts of memory.
Therefore, CAMs used in the context of packet routing and classification make use
of an additional mask operation [93]: an operation, that was actually considered
for TCAM usage much before the introduction of CIDR [180] in order to process
“similarity queries” in applications [66]. The idea behind masking is to exclude
certain bits of the search key x in a match line before the equality comparison is
executed. To this end, each match line Li is augmented with a mask register mi,
which allows the query
(x ∧mi) = (ki ∧mi) (14.1)
to be executed by each match line Li. Each bit in the search key x that is masked
by a zero bit is referred to as a “don’t care” bit, and therefore, CAMs that support
masked equality checks are also referred to as Ternary CAMs, due to the three
possible states of stored bits: zero, one, and don’t care. Again, we refer to a TCAM
with k match lines of w bits each as k-w-TCAM.
Using TCAMs, it is straightforward to implement packet classification with rule
sets in prefix form, because every rule directly corresponds to a match line in
the TCAM, while the corresponding action codes are stored in the value storage.
Fig. 14.2: A 4-4-TCAM with a priority encoder, alongside an example configuration.
Configuration busses are shown in red.
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Latency Configuration Combinational Supports Supports
in cycles flip-flops operations range checks negated checks
2 · k w-bit ANDs1 2 · k · w
k w-bit eq. checks
no no
k: TCAM slots w: TCAM match bit width
Tab. 14.1: k-w-TCAM performance characteristics without priority encoder.
However, problems can arise when a given rule setR is not in prefix form, because
some rules contain negated or range checks [43]. In this case, every non-prefix
rule has to be converted into an equivalent set of prefix rules, which can lead
to space explosions: every check cRj with wj bits in a rule R may expand R
into wj corresponding rules [114]. The TCAM performance characteristics are
summarized in Table 14.1.
In the past, the research community has proposed several approaches to mitigate
the space explosion problem and to better utilize the relatively scarce available
space resource in TCAMs. As a first step, it is of course possible to remove redun-
dant rules from rule sets intended for TCAM installation, either by using general
reduction techniques [49, 52, 71, 84, 88], as we have reviewed in Chapter 9, or
by using reduction techniques specifically aimed at TCAM reduction [86]. Fur-
thermore, several approaches for range encodings in TCAMs have been proposed,
which aim to reduce the amount of required additional rules in case of range-to-
prefix transformations [39, 40, 77]. However, neither of these approaches is able
to guarantee no expansion in general, and, in some cases, require additional bits
in the TCAM match rows [77]. In the case of the proposed MPFC approach, range
conversions are not needed, as range checks or negated checks can be represented
directly in the generated matching circuits. However, general rule set reductions
before the circuit generation are generally useful, as we show in our evaluation in
Section 15.5.
Another way of preventing space explosions due to range rule conversions is to
change the layout of the TCAM: in [126], Spitznagel et al. propose a modified
TCAM architecture called Extended TCAM that natively implements 16-bit range
checks in certain area of the TCAM in order to support port range matches.
They mention that this architecture requires about twice as much transistors as
a standard TCAM, but this investment is rewarded by a better utilization of the
individual TCAM match lines. However, this assumption only holds for rule sets
that exclusively rely on range checks in the rules’ port checks: if other checks also
rely on ranges, such as IP ranges, as supported by various software firewalls [165,
167, 172], Extended TCAMs suffer from the same drawbacks as traditional TCAMs.
In comparison to Extended TCAMs, the MPFC circuits support range checks on
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every utilized check dimension, and furthermore also directly handle negated
checks in the generated matcher.
When it comes to FPGA-based TCAM implementations, previous works have
proposed pipelined TCAMs, whose individual match lines can be adjusted to the
needs of the targeted application [96] or rule set [79, 80]. Here, the first basic
idea is that the TCAM’s match lines are not searched in a fully parallel manner, but
in several pipeline stages in order to not break the FPGA’s timing requirements.
Second, in [79, 80], irregular TCAMs are employed, whose match lines are
adjusted to the required bit width of a corresponding rule, and furthermore, whose
match lines can share individual check circuits in order to preserve hardware
resources. In the TCAM-branch of related research, these works are most close to
our MPFC approach. The difference between MPFC and these works is that the
MPFC circuits function entirely without user-controlled configuration memories,
which has two important implications: first, the MPFC-generated circuitry does
not utilize these memories and thus has a smaller hardware resource footprint.
Second, as the rules are directly translated into rule-specialized matching circuits,
we achieve an implicit optimization through logic synthesis, which allows a more
fine-grained level of optimization.
14.2 StrideBV
In contrast to single clock cycle Ternary Content-addressable Memory (TCAM)
matchers, as introduced in Section 14.1, the StrideBV technique by Ganegedara
and Prasanna [56] distributes the packet classification process over multiple
pipeline stages. StrideBV is specifically designed to be highly scalable with regard
to the size of the utilized rule set and the number of classification-relevant header
field bits. This scalability is achieved via three key design decisions in the StrideBV
architecture: first, the classification process is deeply pipelined, such that each
pipeline stage implements few combinational logic operations, which helps to
operate the entire design at high clock frequencies. Second, StrideBV’s rule
set representation entirely relies on bit vectors, which can be stored in FPGA
BRAMs, rather than in CLBs. Finally, the combinational logic used in StrideBV’s
pipeline stages is simple, because it only performs bitwise ANDs on two bit vectors.
StrideBV’s last pipeline stage outputs a multimatch bit vector which indicates
for each rule in the installed rule set whether it matches or not. Thus, just as
with (T)CAMs, a priority encoder is required to find the index of the most highly
prioritized matching rule.
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Before we dive into the details of the StrideBV architecture, we take a high-
level look at the underlying idea of its classification operation. From a bird’s
eye perspective, a StrideBV matcher essentially is an SRAM-based TCAM emu-
lation [150], which splits the incoming header bits into strides and computes a
partial match vector in each pipeline stage. For a given stride width s, a rule set R,
and the number of classification-relevant header field bits wR, StrideBV divides
the classification process into
k =
⌈︃
wR
s
⌉︃
(14.2)
pipeline stages pj . Every pipeline stage pj performs an incremental match op-
eration that consists of a single RAM access and (except for the first stage) a
vectorized AND on two bit vectors. Thereby, a partial match vector Vj of size |R|
is computed, which is passed to the next stage. Eventually, the final match vector
Vk contains the complete match information for each rule: iff Vk [i] = 1, then rule
Ri matches the classified packet. Finally, a priority encoder extracts the index i∗
of the most highly prioritized matching rule Ri∗ from Vk.
14.2.1 StrideBV Search Data Structure
In the remainder of this section, we assume that each rule Ri ∈ R is given
in prefix form. Hence, the rule Ri’s checks can be represented as a string of
wR-many ’0’s, ’1’s, or wildcards ’*’s, which we denote by t(Ri). For example,
a two-dimensional rule R in prefix form with R = (h1 ∈ 2/3, h2 ∈ 8/1, A) over
[0, 15]2 has the ternary string representation t(R) = 001*1***. Accordingly, the
rule matches every packet p whose concatenated header bits hp1h
p
2 match the
corresponding ternary bits in t(R). For a given ternary string x, we refer to its
length (i. e., the number of ’0’s, ’1’s, and ’*’s) by |x|.
Given the rule set R and the stride width s, the number of strides k is computed
as in Equation 14.2. With k computed, the StrideBV approach divides each rule
Ri into k-many strides S1i , . . . , S
k
i , such that the concatenation of the S
j
i s equals
t(Ri). For example, with s = 3, a rule Ri with t(Ri) = 00101*** would be divided
into the three strides S1i , S
2
i , and S
3
i with
t(Ri) = 001⏞⏟⏟⏞
S1i
01*⏞⏟⏟⏞
S2i
**⏞⏟⏟⏞
S3i
. (14.3)
We refer to the widths of the individual strides by wj , i. e., wj = |Sji |. The first
k − 1 strides always have a width wj = s, while the width wk can be computed as
wk =
⎧⎨⎩s, if s | wRw|R| mod s, if s ∤ wR. (14.4)
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Nr. / Ternary
Priority Field F1 Field F2 representation t(Ri)
Action
R1 [ 9, 9] [ 4, 7] 1001 01** a1
R2 [ 1, 1] [ 0, 15] 0001 **** a2
R3 [14, 15] [ 0, 0] 111* 0000 a3
R4 [ 0, 15] [10, 10] **** 1010 a4
Tab. 14.2: A two-dimensional example rule set over H = [0, 15]2, alongside the match
parts’ ternary representations.
By definition, every rule Ri in the rule set R is decomposed into strides of equal
width, because the match parts of each rule consist of the same number of bits.
Furthermore, for a given packet p, its concatenated header bits hp1 . . . h
p
d can be
decomposed into header bit strides S1p . . . S
k
p , such that
hp1 . . . h
p
d = S
1
p . . . S
k
p . (14.5)
Having introduced the notion of strides, we move on to the actual StrideBV search
data structure, which consists of k bit vector lists Lj . Every list Lj contains 2wj bit
vectors V jl (0 ≤ l < 2wj ) with wR bits each, and each bit V jl [i] has the semantics
V jl [i] :=
⎧⎨⎩1, if rule R
′
is jth stride S
j
i matches the binary representation of l
0, otherwise.
(14.6)
The lists Lj represent the contents of the RAM blocks utilized in the StrideBV
classification pipeline. For any possible header bit stride Sjp, the RAM block Bj
in pipeline stage pj stores a bit vector V
j
Sjp
at address Sjp. During the classifica-
tion process, these bit vectors are accessed via RAM lookups, where the lookup
addresses are the header bit strides Sjp of an inspected packet p.
In order to exemplify the above described search data structure, we compute it
on the basis of the rule set R shown in Table 14.2 and a stride width of s = 2.
Because each rule Ri’s ternary representation t(Ri) has a length of eight, four lists
L1, . . . , L4 must be generated, as each pipeline stage processes two input header
bits. Furthermore, each list Lj holds four bit vectors V
j
i with four bits each, since
R consists of four rules in total. Thus, the StrideBV pipeline needs to provide four
RAM blocks in order to store the vector lists, which are shown in Figure 14.3.
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Address Bit vector
00 V 10 = 0101
01 V 11 = 0001
10 V 12 = 1001
11 V 13 = 0011
(a) RAM B1, storing the vector list L1.
Address Bit vector
00 V 20 = 0001
01 V 21 = 1101
10 V 22 = 0011
11 V 23 = 0011
(b) RAM B2, storing the vector list L2.
Address Bit vector
00 V 30 = 0110
01 V 31 = 1100
10 V 32 = 0101
11 V 33 = 0100
(c) RAM B3, storing the vector list L3.
Address Bit vector
00 V 40 = 1110
01 V 41 = 1100
10 V 42 = 1101
11 V 43 = 1100
(d) RAM B4, storing the vector list L4.
Fig. 14.3: RAM blocks storing the StrideBV vector lists for the rule set in Table 14.2.
14.2.2 StrideBV Classification Pipeline
Once the vector lists Lj have been computed in a preprocessing step and written
to the corresponding RAM blocks Bj , the StrideBV classification process is straight-
forward: when a packet p with header hp has to be classified, its concatenated
header bit strides S1p . . . S
k
p (= hp) are fed into the classification pipeline. In each
pipeline stage pj , the jth header bit stride Sjp is used as an address into the RAM
block Bj to look up the partial match vector V
j
Sjp
. Intuitively, the vector V j
Sjp
indicates all rules Ri that match on the header bit stride Sjp. This is similar to the
classical Bit Vector algorithm where each partial vector represents matches in a
single dimension, as discussed in Section 4.3. Of course, in each pipeline stage,
all header bit strides that have not already been used for vector lookups must be
preserved in registers rj for the subsequent stages. Since a rule Ri only matches
hp iff it matches all header bit strides, these vectors are ANDed bitwise within the
pipeline to compute the result vector V res. As V res indicates all matching rules, it
is finally given to a priority encoder in order to compute the index i∗ of the most
highly prioritized matching rule Ri∗ . This process is illustrated in Figure 14.4 for
the rule set shown in Table 14.2.
Although considerably more resource-efficient than TCAMs [56], the StrideBV
approach shares some of the TCAM drawbacks: first, it can only implement rule
sets in prefix form, and thus may require range-to-prefix conversions, which can
lead to memory explosions [56, 109]. Second, it needs to transform rule sets with
negated checks, as they are also not inherently supported. When compared to
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our proposed MPFC approach, StrideBV still requires significantly more hardware
resources, as shown in Table 14.3, which we demonstrate in the remainder of this
section.
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Fig. 14.4: Sketch of a StrideBV matcher with four pipeline stages. Its RAM blocks are
configured with the vector lists from Figure 14.3. For illustration purposes,
the classification of a packet p with the header fields hp1 = 0001 and h
p
2 =
1010 is shown.
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Latency Configuration Combinational Supports Supports
in cycles flip-flops operations range checks negated checks
O (︁(︁⌈wRs ⌉ − 1)︁ · n)︁O (︁⌈wRs ⌉)︁ O (︁2s · ⌈wRs ⌉ · n)︁ bitwise ANDs no no
wR: bits per rule in rule set R s: stride width n: number of rules
Tab. 14.3: StrideBV performance characteristics (without priority encoder).
The StrideBV approach is but one of several architectures which use the striding
technique to decompose the classification problem into smaller sub-problems.
StrideBV’s predecessor algorithm, the Field-Split Bit Vector approach [68], is a
hybrid classification approach which relies on (T)CAMs to classify fields without
ranges, such as IP addresses, and uses a bit vector approach with a stride width
of one for range-based fields. In [109], a two-dimensional classification pipeline
is proposed, which further decomposes the combinational logic required to AND
the bit vectors into multiple sub-steps, thereby aiming to reduce the critical path
length.
14.3 Further Approaches
Besides the TCAM and StrideBV approaches, as discussed in Section 14.1 and
Section 14.2, respectively, many other FPGA-based classification techniques have
been devised. These techniques are not necessarily limited to stateless packet
classification, but may also execute other performance-critical tasks, such as Deep
Packet Inspection (DPI) or TCP stream processing [46].
Sangireddy and Somani proposed an approach for FPGA-based IP packet for-
warding [118] which builds upon circuitry generated from Binary Decision Di-
agrams (BDDs) [41]. A similar approach, also based on BDDs, was presented
by Sinnapan and Hazelhurst [123]. The BDDs are programmatically generated
from the forwarding table or rule set that is to be implemented on the FPGA.
While conceptually closely related to our proposed MPFC technique, in that it
generates rule-set-specialized circuitry, the BDD approach suffers from one central
drawback: when a BDD is generated from a logic function, the BDD’s size can
grow exponentially with the number of input variables of said function. To make
things worse, this behaviour is largely dependent on the variable ordering used
within the BDD creation, and typically, good variable orderings are not necessarily
known a priori [41]. Furthermore, there exist logic functions that cannot be
represented efficiently using BDDs [41].
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Several architectures are based on the application of hash functions in order
to quickly locate matching rules. For instance, Puš and Kořenek devised a clas-
sification system which first uses a classical decomposition approach to find
one-dimensional matches [106]. These one-dimensional match results are then
fed into a perfect hash function to compute the actual matching rule. Due to the
perfect hash function, their approach is capable of line speed execution, as the
general drawback of hash-based approaches in the form of collision is avoided.
However, the achievable performance may suffer from performance penalties
when external RAM has to be used to store the hash table. Another example
of FPGA-based packet processing with hash functions is given in [50], which
proposes a DPI engine that relies on Bloom filters in order to scan packet payloads
for predefined patterns. Both of these approaches do not generally rely on FPGAs
as the underlying execution platform and could, e. g., also be implemented on
fixed-function ASICs, in contrast to our proposed MPFC approach.
Another important challenge in high-speed network applications is the parsing
of incoming packet headers in order to extract the header fields relevant for
subsequent classification purposes. In [29], Attig and Brebner presented an
approach to generate FPGA-based packet parsers based on declarative textual
description of the parse target in a language named PP. The parser generator
generates a synthesizable parsing pipeline based on this description, which is
controlled through microcode instructions stored within the individual elements
of the parsing pipeline. Hence, the generated pipeline does not necessarily have
to be re-generated in order to change its behaviour. A subsequent work by Gibb et
al. [57] discuss different general design principles of packet parsers for switching
ASICs. They evaluated the area cost of programmable parsers, which is about
twice as much as those of fixed-function parsers. Their observation confirms that
the idea of specialized circuits is not tied to our MPFC approach, but can also be
applied to further components of packet processing pipelines.
Generalizing the programmable switch parser idea from [57], Bosshart et al.
proposed the Programming Protocol-independent Packet Processors (P4) switch
programming language in [36]. Targeting either ASIC or software switches
(e. g., OpenFlow switches), P4 is intended as configuration language for packet
processing pipelines. However, as P4’s primarily addresses hardware that is fixed-
function in nature, it can only be used with devices or software that support
P4 semantics. Although recently proposed, P4 has already been subject for case
studies [70, 124] and has been used as a frontend language for both software
switch [121] and FPGA [142] pipeline compilers. Naturally, using FPGAs as the
target platform provides the advantage that the specified pipeline elements can
be generated if needed. A similar approach based on a declarative language called
PX has been introduced by Xilinx, which also compiles a high-level datapath
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description into an FPGA application [38]. Prior to P4 and PX, another approach
to describe the functionality of a multi-FPGA-pipeline was invented by Hadžić
and Smith [64]. Their approach, which is also called P4 (Programmable Protocol
Processing Pipeline), is intended to specify a chain of protocol offloading engines.
Both P4s and the PX approaches, as described above, are semantically orthogonal
to the proposed MPFC technique: while the P4s and PX are used to describe entire
processing pipelines, MPFC optimizes a single pipeline element, which, in our case,
is the packet classification unit. Of course, these approaches can be combined: if
one or several parts of a packet processing pipeline’s configuration is known at
compile time, it may be partially evaluated in order to generate more efficient
circuitry.
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15
Ruleset-specialized Matching
Circuitry
In this chapter we present the MPFC approach, a technique to automatically
generate highly parallel and compact matching circuitry for a specified rule set
R. In contrast to generic matching circuits like TCAMs or StrideBV, as introduced
in Chapter 14, MPFC circuits provide only the minimal required functionality to
implement the semantics for the specific rule set R. Of course, the concept of
specialized packet processing circuits requires an implementation platform whose
circuitry can be adapted in case of a rule set change—a task, for which FPGAs
are ideally suited for. Due to their highly compact structure, policy-specialized
circuitry is a step towards closing the gap between FPGAs and fixed-function
ASICs, which are, for a fixed functionality, still significantly more efficient than
FPGAs [37].
Before we dive into the details of MPFC circuit generation, we motivate the general
approach by considering a generic matching circuit that performs prefix matches
on four-bit addresses, as shown in Figure 15.1. In this example, the registers
A and M are the configuration memories, which store the net address and the
subnet mask, respectively. To match an incoming address I, the circuit performs
an equality check on the input address I and the net address stored in A, which
are both previously masked by the contents ofM . Thus, the specific configuration
shown in Figure 15.1 with A = 1011 and M = 1100 tests whether the first two
bits of the address are equal to 10. However, for this specific configuration, this
functionality can also be realized by a single AND gate with one negated input,
as shown in Figure 15.2. The specialized circuit does not only require a smaller
amount of logic gates, it also does not require storage elements for the policy
configuration at all.
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Fig. 15.1: A simple generic subnet matching circuit C for four-bit addresses that
implements the Boolean function fC := (A ∧M) ≡ (I ∧M). The matching of
an input address I is guided by the contents of the configuration registers A
andM , with A = 1011 andM = 1100 in this example.
Fig. 15.2: The partially evaluated circuit CM,A for A = 1011 andM = 1100. CM,A
implements the function fCM,A(I3, I2, I1, I0) := I3 ∧ I2. Note that for all
I ∈ {0, 1}4, fCM,A(I) = fC(I) when C ’s configuration registers are set to
A = 1011 andM = 1100.
The advantages of this technique over generic memory-based approaches are
threefold: first, due to the fact that specialized circuits incorporate the policy
in their implementation, no configuration memories and thus less hardware re-
sources are required. Second, as the specialized circuitry only needs to implement
one specific rule set R, it is generally significantly smaller than an equivalent
generic circuit for which R is inherently not known at design time. Third, the
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specialized circuits can be logic-optimized with regard to the structure of the rule
set R because R is integrated into the circuitry itself. These benefits, however,
come at the cost of significantly higher preprocessing times.
Our description of tailor-made matching circuits begins in Section 15.1 with their
automated generation as well as their structure. Subsequently, we move on to
the description of the priority encoders used in an MPFC system in Section 15.2.
The combinational MPFC circuits and the priority encoder can be used to devise a
pipelined MPFC approach, as depicted in Section 15.3. We analyze the key perfor-
mance indicators of the proposed MPFC matcher in Section 15.4 and evaluate our
approach in Section 15.5, where it is also compared with related work. Finally,
we discuss the limitations of the MPFC technique in Section 15.6.
15.1 Specialized Matcher Generation
In this section we address the generation of a rule-set-specialized matching circuit
CR for a specified d−dimensional rule set R. To ensure line speed operation, the
generated matching circuit CR should provide the following semantics: first, for
a given packet header hp, the circuit CR must compute the index of the most
highly prioritized matching rule Ri∗ in R after a fixed maximum number of clock
cycles t. Second, assuming that a new packet can enter the packet processing
pipeline every k clock cycles, the classification must happen in a pipelined fashion,
i. e., every clock cycle a must provide a new classification result, provided that
a corresponding packet header was fed into the circuit t cycles before. Both
of these conditions are essential to guarantee line speed operation: if it is not
possible to finish a packet classification after t cycles or if pipelined processing
is not possible, the classification unit may introduce packet backpressure which
can eventually lead to packet drops in the system’s input queue. The circuits
generated by the MPFC approach as well as the TCAM and StrideBV techniques
allow for pipelined packet processing as well as a deterministic processing latency.
In contrast to TCAMs and StrideBV, however, MPFC circuits require a significantly
lower hardware resource footprint due to their rule set specialized layout, as
described in the remainder of this section.
The rule set specialized matchers generated by the MPFC approach are created in
a one-pass traversal over a specified rule set R. Every rule Ri in R is translated
into a corresponding rule unit RUi, which is a combinational circuit that exactly
encodes the matching semantics of rule Ri: RUi maps an incoming packet p’s
header fields hp to 1 iff every geometric check gij of Ri is evaluated to true, and
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Fig. 15.3: Implementing the subnet check (x ∈ 1.2.3.0/24) in 6-LUTs. The 24 bit
comparison is first distributed over four LUTs with
x[31..26]= 000000⏞ ⏟⏟ ⏞
LUT 1
x[25..20]= 010000⏞ ⏟⏟ ⏞
LUT 2
x[19..14]= 001000⏞ ⏟⏟ ⏞
LUT 3
x[13..8]= 000011⏞ ⏟⏟ ⏞
LUT 4
.
The final result is aggregated in LUT 5 by ANDing the outcomes of LUT
1 to 4.
otherwise to 0. Thus, RUi represents a partially evaluated circuit implementation
of Ri’s geometric match function γi with respect to the checks specified in Ri.
The individual header checks within a rule unit RUi are carried out by check
units CU ij , that correspond to the geometric checks g
i
j . Every check unit CU
i
j is
a tailor-made combinational circuit representation of the corresponding check
gij and thus requires only the minimal amount of hardware resources for the
implementation of gij . For example, the subnet check
x ∈ 1.2.3.0/24 (15.1)
only requires five 6-LUTs for its implementation, as sketched in Figure 15.3:
while LUTs 1 to 4 execute independent six-bit comparisons, the check’s result
is computed in LUT 5 by ANDing the individual result bits. Just as Figure 15.2
before, Figure 15.3 illustrates the reason for the small size of partially evaluated
matching circuits: the classification system’s configuration parameter, i. e., the
rule set, is embedded directly in the combinational logic, rather than stored
in additional configuration registers which must be fed into generic matching
circuitry. Also note the implicit constant folding: the input bits x [7..0] do not
have to be propagated within the subnet check and do not introduce routing
overhead.
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1 function EXTEND_CIRCUIT(Circuit C, Circuit E)
2 return new circuit by placing C in parallel to E
3 function WIRE_SOURCE_TO_SINK(Circuit Csource, Circuit Csink)
4 return new circuit by connecting Csource’s outputs to Csink’s inputs
5 function GENERATE_CHECK_UNIT(Geometric check gj)
6 if gj is an equality check (hj = x) then
7 CU ← (hj = x)
8 else if gj is a prefix check (hj ∈ x/y) then
9 if y = 0 then
10 CU ← (true)
11 else
12 msb← Yj
13 lsb ← Yj − y
14 CU ← (hj[msb..lsb] = x)
15 else if gj is a range check (hj ∈ [x, y]) then
16 if [x, y] =
[︂
0, 2Yj − 1
]︂
then
17 CU ← (true)
18 else
19 CU ← ((hj >- x) AND (hj <- y))
20 if gj is negated then
21 CU ← not(CU)
22 return CU
23 function GENERATE_RULE_UNIT(Rule R)
24 RU ← (true)
25 for geometric check gj ∈ R do
26 CUj ← GENERATE_CHECK_UNIT(gj)
27 RU ← RU AND CUj
28 return RU
29 function GENERATE_MPFC_MATCHER(Rule set R)
30 V ← generate registered match vector circuit of size |R|
31 Cmatch ← empty circuit
32 for rule Ri ∈ R do
33 RUi ← GENERATE_RULE_UNIT(Ri)
34 RU_REGi ← WIRE_SOURCE_TO_SINK(RUi, V [i])
35 Cmatch ← EXTEND_CIRCUIT(Cmatch, RU_REGi)
36 P ← generate priority encoder for |R|-bit input vector
37 CMPFC ← WIRE_SOURCE_TO_SINK(Cmatch, P )
38 return CMPFC
Algorithm 15.1: Pseudocode that sketches how MPFC circuits are generated for a
specified rule set R, using the entry function
GENERATE_MPFC_MATCHER.
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Nr. / Source Destination Source Destination Transport
Priority subnet subnet port port protocol Action
R1 143.17.0.0/16 8.8.8.8/32 1024-65536 53 UDP Accept
R2 143.17.0.0/16 8.8.8.8/32 1024-65535 53 TCP Accept
R3 143.17.0.0/16 * 1024-65535 80 TCP Accept
R4 * * * * * Drop
Tab. 15.1: Firewall rule set to be translated with MPFC (’*’ denotes a wildcard).
When each ruleRi has been translated into a rule unitRUi, their output signals are
fed into a registered match vector V that stores the individual rule match results.
Subsequently, the match vector bits are used by a priority encoder in order to
compute the index i∗ of the most highly prioritized matching rule Ri∗+1 (note that
i∗ starts at zero). Also, the priority encoder emits a valid signal which indicates
whether at least one rule matches the current packet header. The matching index
i∗ is finally used to retrieve the action ai∗+1 from an (also generated) action
Read-only Memory (ROM) to be executed onto the packet p.
Algorithm 15.1 shows the pseudocode that illustrates the above described MPFC
matcher generation, with the exception of the value ROM. The function GENER-
ATE_CHECK_UNIT is of special interest, as it describes the translation of a geometric
check gj . Depending on the type of check, it generates the tailor-made circuit
representation. If gj is a wildcard, the constant true circuit is emitted, which
is constant-folded during the synthesis process. Furthermore, note that MPFC
provides a simple and efficient way to represent negated checks by negating the
outcome of the generated check unit, as shown in lines 20 and 21. In contrast,
the TCAM and StrideBV approaches are not able to natively implement negated
checks due to their fixed circuit structures [148]. The same holds for range checks:
while MPFC generates partially evaluated range check circuits, both TCAMs and
StrideBV require rule set transformations in order to represent ranges [45, 114].
We use the example rule set shown in Table 15.1 in order to visualize the structure
of the corresponding generated MPFC match circuit, which is shown in Figure 15.4.
The figure exhibits the parallel arrangement of the generated rule unitsRUi, which
contain the conjunction of the check units for the corresponding rules Ri. By
taking a look at the example rule set, it is possible to identify several optimization
opportunities, namely common checks between different rules and wildcard
checks. The MPFC approach exploits these opportunities by generating minimal
required combinational check units. For example, the check unit for the subnet
test
src ∈ 143.17.0.0/16 (15.2)
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Fig. 15.4: Schematic of a combinational MPFC rule set match circuit for the rule set
given in Table 15.1, connected to a registered match vector and a subsequent
priority encoder. The yellow checks shown in the match units are optimized
during synthesis by common subexpression elimination [47] or constant
folding [145]. For example, checks that are connected with dotted lines
represent common subexpressions, while checks marked as true are
constants to be eliminated.
inspects only the most significant 16 bits of the source address input, while wild-
card checks are constant-folded [145]. The elimination of common subexpressions
in the form of common checks is executed during the logic synthesis phase of the
circuit. Of course, it is also possible to execute this step in the MPFC generation
step, but the achievable gain is questionable, because synthesis tools such as
Xilinx’ Vivado or Intel’s Quartus perform logic optimization at a significantly more
fine granular level [48]. Finally, it can be seen that range checks are directly
implemented as partially evaluated comparisons. For instance, the range check
sport ∈ [1024, 65535] (15.3)
is implemented using a single LUT that implements the function
sport [15] ∨ sport [14] ∨ sport [13] ∨ sport [12] ∨ sport [11] ∨ sport [10] . (15.4)
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Using the direct range to prefix conversion method described in [45], a TCAM
would require six match lines to represent a rule with this check, because the
range is transformed into the six prefixes
000001********** (the range [1024, 2047])
00001*********** (the range [2048, 4095])
0001************ (the range [4096, 8191])
001************* (the range [8192, 16383])
01************** (the range [16384, 32767])
1*************** (the range [32768, 65535]) .
(15.5)
However, although more efficient range encodings are at hand [39, 40, 77],
already a single TCAM slot requires a multiple of the hardware resources used
by MPFC to represent this check, as the generic TCAM always must take the full
sixteen bit of the header field into account.
In summary, this section presented the first building block of the MPFC approach,
namely the generation of rule set specialized parallel match circuit descriptions.
In order to fully solve the Geometric Packet Classification Problem, the match
vector emitted by an MPFC circuit has to be converted into the index of the most
highly prioritized matching rule, or, if such a rule does not exist, into a non-match
symbol. This is accomplished by a priority encoder, as discussed in Section 15.2.
15.2 Priority Encoder
Similar to many existing hardware-based classification systems [56, 69, 109, 125],
an MPFC matcher requires a priority encoder circuit in order to extract the index i∗
of the most highly prioritized matching rule Ri∗ from a computed match vector V .
Such a priority encoder’s performance is crucial for the classification throughput,
because it must be at least as fast as the classification operation in order to not
bottleneck the pipeline. As such, we describe the structure of the priority encoders
used within an MPFC pipeline in this section.
The problem solved by a priority encoder can be stated as follows: for a vector
V [n− 1..0] = [V [n− 1] , . . . , V [0]] (15.6)
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of n bits, we want to compute the index i∗ of the leftmost set bit V [i∗]. Further-
more, we want to compute a match indicator µ which indicates whether at least
one bit in V is set, i. e.,
µ :=
n−1⋁︂
i=0
V [i] . (15.7)
The match indicator µ tells us whether the computed index i∗ contains a mean-
ingful result. In the most straightforward design, a priority encoder can be
implemented as a sequence of multiplexers and OR gates which compute the tuple
(i∗, µ) in a single clock cycle. However, with increasing input vector sizes, such an
approach does not scale due to the growing required amount of logic which can
result in a decreasing achievable clock frequency [56].
Therefore, we employ a pipelined priority encoder in shape of a complete balanced
binary tree, which is built in a recursive manner and which is well-defined for
input vectors of size 2k, k ∈ N. This is a valid approach, because it is always
possible to left-pad the input vector with zeros, if its size is not a power of two.
We assume that our approach is similar to the priority encoder of logarithmic
height previously used by the authors of [56], which, however, do not provide
any implementation details.
For a given k ∈ N, our priority encoder is recursively defined by the function
priok : B2
k → Bk ×B, (15.8)
that maps input vectors of 2k bits to the index of i∗ of the leftmost set bit,
represented as a k-bit integer, and the match indicator µ. The base case of the
prio function for a two-bit vector V [1..0] = [V [1] , V [0]] is defined as
prio1 (V ) := (V [1] , V [1] ∨ V [0]) . (15.9)
The general recursive case for a vector V
[︂
2k − 1..0
]︂
for k > 1 is given by
priok
(︂
V
[︂
2k − 1..0
]︂)︂
:=
⎧⎨⎩
(︂
i∗left + 2k−1, µleft ∨ µright
)︂
, if µleft = 1(︂
i∗right, µleft ∨ µright
)︂
, otherwise
(15.10)
with
(i∗left, µleft) = priok−1
(︂
V
[︂
2k − 1..2k−1
]︂)︂
(︂
i∗right, µright
)︂
= priok−1
(︂
V
[︂
2k−1 − 1..0
]︂)︂
.
(15.11)
The circuit representations of Equation 15.9 and Equation 15.10 are shown in
Figure 15.5a and Figure 15.5b, respectively. The figures illustrate the pipelined
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(a) Priority encoder for input vectors with two bits.
(b) Recursive priority encoder for input vectors with more than two bits.
Fig. 15.5: Structure of the recursive priority encoder employed in the MPFC pipeline.
Each stage in the priority encoder is registered. Figure 15.5a shows the
recursion’s base case, while Figure 15.5b illustrates the recursive circuit.
tree shape of the priority encoder, since all intermediate results are registered
independently. Furthermore, note that the addition operation in the first case
of Equation 15.10 can be implemented efficiently by concatenating a single
most significant bit register to the partial recursive result index, as shown in
Figure 15.5b. Because every node in the priority encoder’s tree shape can execute
its simple operations independently in a registered manner, this circuit structure is
well suited for FPGA placement and routing. This, in turn, allows the processing
of large input vectors at high clock frequencies.
We point out that this priority encoder structure slightly differs from the one
described in our publication [15], which is also tree-shaped, but directly yields the
most highly prioritized rule Ri∗ ’s action ai
∗
instead of the matching index i∗. The
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action-based priority encoder allows for blockwise optimization and therefore has
a smaller hardware resource footprint in comparison to the index-based priority
encoder. However, not yielding the index of the most highly prioritized matching
rule has two drawbacks: first, it hinders the collection of matching statistics
on a per rule basis. Second, the MPFC matching index is required for a hybrid
operation with a generic matcher, as described in Chapter 16. Therefore, we
employ the index-based priority encoder in the remainder of this work.
15.3 Pipeline Structure
For a specified rule set R, a corresponding generated MPFC circuit computes the
matching information for each rule in R in parallel in a single clock cycle. As
described previously, the individual match results are subsequently fed into a
priority encoder to determine the most highly prioritized matching rule. While
this approach allows for a pipelined operation at low processing latencies in
O (log (|R|)), it can be subject to diminishing returns with an increasing number
of rules due to the critical path delay [98] in the rule set match circuit. Because
the rule set is translated into a parallel array of rule units, the critical path length
can increase with a growing number of rules, which can eventually negatively
affect the achievable clock frequency. This circumstance becomes problematic
when the clock frequency is too low for line speed packet processing.
In order to avoid this performance bottleneck, the MPFC approach can generate a
pipeline of partial match circuits. Here, the idea is to partition the rule set R into
k partial rule sets Ri by sequentially splitting R, i. e.,
R = ⟨R1, . . . , R⌊︁ |R|
k
⌋︁⏞ ⏟⏟ ⏞
R1
, R⌊︁ |R|
k
⌋︁
+1, . . . , R2
⌊︁ |R|
k
⌋︁⏞ ⏟⏟ ⏞
R2
, R2
⌊︁ |R|
k
⌋︁
+1, . . . , R|R|⏞ ⏟⏟ ⏞
...
⟩ (15.12)
which are independently translated into corresponding MPFC circuits CiMPFC.
These circuits process incoming packet headers in a pipelined manner and are
connected by priority resolvers. The priority resolvers are used to ensure that,
once a matching rule Ri∗ has been found in a partial match circuit C
j
MPFC, the
index i∗ is not overwritten by a subsequent match circuit CkMPFC with k > j. Also,
a resolver ensures that the computed indices in the individual circuits are added
to the correct offset, as each circuit CjMPFC only computes indices between 0 and
|Rj | − 1. More specifically, a priority resolver PRj placed behind a partial match
circuit CjMPFC implements the function resolveR,j,k with
resolveR,j,k : (N×B)2 → (N,B) (15.13)
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Fig. 15.6: Schematic of a pipelined MPFC matcher for a rule set with four rules,
consisting of two partial matchers for two rules each.
and
resolveR,j,k
(︂
i∗cur, µcur, i
∗
prev, µprev
)︂
:=
⎧⎨⎩
(︂
i∗cur +
⌊︁ |R|
k
⌋︁ · (j − 1) , µcur)︂ , if µprev = 0(︂
i∗prev, 1
)︂
, if µprev = 1.
(15.14)
Here, the variables i∗cur and µcur denote the computed match index and match
valid outputs of the circuit CjMPFC, while i
∗
prev and µprev refer to the index and
valid outputs of the previous priority resolver PRj−1. For the first priority resolver
PR1, i∗prev and µprev are set to zero. We finish this section with an illustration
of a pipelined MPFC matcher for a rule set with four rules, which is shown in
Figure 15.6.
15.4 Performance Characteristics
In this section, we examine the performance characteristics of the presented MPFC
approach in terms of asymptotic circuit size, processing latency, and the support
for different types of checks. Just as the previously described TCAM and StrideBV
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Latency Configuration Combinational Supports Supports
Approach
in cycles flip-flops operations range checks negated checks
Related work
StrideBV [56]
⌈︁
d·w
s
⌉︁
2s ·
⌈︁
d·w
s
⌉︁
· n
(︁⌈︁
d·w
s
⌉︁
− 1
)︁
n-bit ANDs no no
n · (d · w)-bit eq. tests
TCAM [66, 93] 1 2 · d · w
2 · n (d · w)-bit ANDs
no no
Proposed approach
O (d · n) O (w)-bit eq. tests
MPFC 1 0
O (n) O (d)-bit ANDs
yes yes
n: number of rules d: number of fields w: bits per field s: stride width
Tab. 15.2: MPFC performance characteristics, in comparison to related work (without
priority encoder).
techniques, MPFC matchers solve the Geometric Packet Classification Problem
through the execution of many operations in parallel. In order to implement a
d-dimensional rule setR of size n with w-bit checks, the MPFC compiler assembles
a circuit that consists of n parallel rule match units, each of which contains at
most d check units. Thus, a total of O (n · d) comparisons circuits for partially
evaluated w-bit checks are generated. It is important to underline that this is
a worst-case estimation: if the implemented rule set contains rules that define
the same tests, the number of required comparison circuits shrinks accordingly
due to logic optimization. Finally, if k > 1 pipeline stages are used for the circuit
implementation, the overhead of the generated priority resolvers needs to be taken
into account, which adds another k − 1 comparators and adders for log (n)-bit
operations.
Due to the fact that MPFC matchers are partially evaluated with respect to the
rule set, the generated circuits do not contain any configuration registers or
RAMs. Furthermore, MPFC circuits natively support both range checks and check
negations and thus do not suffer from the prefix expansion problem. However, the
price for the small resource footprint and check flexibility are long rule set update
times, since even slight changes in the rule set require a circuit re-synthesis. The
key performance indicators of the MPFC approach with one pipeline stage are
summarized in Table 15.2, in comparison to related work described in Chapter 14.
The table does not include resources needed for priority encoders, as these are
identical for each approach.
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15.5 Evaluation
In this section, we evaluate the proposed MPFC approach in terms of FPGA
hardware resource utilization, power consumption, and generation time. We
compare the results of the generated MPFC circuits with the two in Chapter 14
discussed generic TCAM and StrideBV matching techniques. Furthermore, we
investigate the impact a translated rule set’s structure has on the hardware
footprint and the power consumption of a corresponding MPFC circuit. Finally,
an optimality study is conducted in order to learn whether the synthesis tool’s
logic minimizer can be aided in the generation of smaller circuits by removing
redundant rules from an input rule set before the MPFC translation.
15.5.1 Experiment Setup
Each MPFC data point regarding used in the evaluation in the remainder of this
section is gathered using the following five steps: first, a text representation of
a geometric rule set is generated, which is translated into a corresponding Very
High Speed Integrated Circuit Hardware Description Language (VHDL) circuit
representation in the second step. Third, the tool Vivado 2015.1 is used to
synthesize, place, and route the design, targeting a clock frequency of 180MHz
on a Virtex 7 xc7vx690tffg1761-2 FPGA. Finally, the number of LUTs and Flip-
flops (FFs) as well as the power consumption estimation of the matching circuit
are extracted from the log data created by Vivado after the entire build has
finished. The same process is used to obtain the resource footprint and power
consumption of TCAM and StrideBV matchers of a specific size, with the exception
of step one. In every evaluation run, we translate only the classification part of
the packet classification pipeline, without any external I/O peripherals, header
parsers, or queueing modules. For every built design, we use Vivado’s default
implementation and optimization strategies.
In order to translate a specified rule set into a corresponding match circuit, we
use the self-written C++ tool hardbit which was mainly developed by the author
during the HARDFIRE research project. The hardbit tool generates a VHDL repre-
sentation of complete packet classification pipeline, including the MPFC matcher,
a priority encoder, as well as a value ROM for the action codes used for the treat-
ment of classified packets. Next to the MPFC matchers, hardbit is also able to
generate TCAM and StrideBV matchers of a specified size, against which the MPFC
circuits are compared in our evaluation. Furthermore, hardbit also generates
behavioural VHDL testbenches, which are used to verify the correctness of the
MPFC, TCAM, and StrideBV matchers. Apart from the evaluation presented in this
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work, the hardbit tool was also used to assemble the classification engines used in
the hybrid classification systems HypaFilter [3] and HypaFilter+ [6]. For our eval-
uation, hardbit is compiled with the g++ 4.8.3 compiler, using the compile flags
-O0 -Wall -Werror -pedantic-errors -Wextra -std=c++0x -pthread.
Most rule sets used in the evaluation are generated using the packet classification
benchmark ClassBench [132], using the acl1_seed seed file. The only rule sets not
generated by ClassBench originate from a self-written Python script which creates
rule sets with a configurable amount of shared checks in each dimension, as we
describe in detail in Section 15.5.3. Every generated rule set is a five-dimensional
geometric rule sets, which defines checks on the source IPv4, destination IPv4,
source port, destination port, and transport layer protocol fields. Due to the
fact that the hardbit tool does only support a small fraction of all possible
transport layer protocols, the transport layer protocol is encoded in a four-bit field.
Therefore, the total number of classified header bits per packet is
32⏞⏟⏟⏞
source IPv4
+ 32⏞⏟⏟⏞
destination IPv4
+ 16⏞⏟⏟⏞
source port
+ 16⏞⏟⏟⏞
destination port
+ 4⏞⏟⏟⏞
encoded transport
layer protocol
= 100.
(15.15)
For each experiment, we generated ten different rule sets for each rule set size
in {2i|i ∈ {6, 7, 8, 9, 10}}. As ClassBench does not generate actions, we uniformly
distribute the two actions PASS and DROP over the generated rules, if not men-
tioned otherwise. All experiments are conducted on a computer running Fedora
20 Linux, which is equipped with an Intel Xeon E3-1270 v3 CPU with a clock
speed of 3.50GHz and 16GB RAM.
The data points shown in the plots show averaged results over ten separate
evaluation runs, together with the corresponding 95% confidence intervals. All
data points referring to LUT usage, FF usage, BRAM usage, or power consumption
are extracted from the hierarchical utilization report generated by Vivado after a
successful build.
15.5.2 Hardware Resource Footprint, Power Consumption,
and Build Time
In our first experiment, we compare the hardware resource footprint of the
generated MPFC matchers in terms of LUT, FF, and BRAM usage as well as circuit
power dissipation against the corresponding quantities of TCAM and StrideBV
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matchers of equal size. We therefore translated ten different rule sets of different
sizes using the hardbit tool and synthesized, placed, and routed the resulting
design using Vivado. For each rule set size, we also generated one TCAM and one
StrideBV matcher of the same size, as the structure of these generic matchers is
not influenced by specific rule set layouts and features. For StrideBV, we used a
stride width of ten in order to split the 100 bit header into strides of ten bit. Also,
we configure StrideBV to store its search data structure in BRAMs rather than in
distributed RAM.
Figures 15.7 and 15.8 show the average LUT and FF consumption of the MPFC
matchers and the corresponding exact values for TCAM and StrideBV, respectively.
It can be seen that the MPFC matchers require an up to 5 times smaller number
of LUTs than StrideBV. When compared to a TCAM, the MPFC circuits require up
to a factor of 41 fewer LUTs. This is explained by the significantly lower amounts
of logic required by the MPFC matchers, as they implement only the minimum
amount of logic for one specific rule set. In terms of FFs, we observe a similar
pattern in Figure 15.8: an MPFC circuit requires up to one order of magnitude
fewer FFs than StrideBV and up to two orders of magnitude fewer FFs than a
TCAM. The reason for this circumstance is the fact that MPFC matchers only
require FFs for the result vector and certain propagated metadata bits. In contrast,
a TCAM needs a large amount of FFs to store the search data structure in the
individual match lines, while the StrideBV matcher has to provide ten match
vectors due to the stride width of ten.
Of all compared matching circuits, the StrideBV approach is the only technique
which relies on BRAMs in order to store its search data structure. In contrast, the
Fig. 15.7: Average LUT usage for the generated MPFC matchers, shown next to the
exact LUT requirements of TCAM and StrideBV matchers of the same size.
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Fig. 15.8: Average FF usage for the generated MPFC matchers, shown next to the exact
FF requirements of TCAM and StrideBV matchers of the same size.
Fig. 15.9: Average block RAM usage for the generated MPFC matchers, shown next to
the exact FF requirements of TCAM and StrideBV matchers of the same size.
TCAM matchers rely on distributed RAM and thus require an increased amount of
FFs, while MPFC matchers implement the search data structure directly in LUT
matching logic. This is confirmed by Figure 15.9, which shows the number of
18Kbit and 36Kbit blocks required by the individual matching circuits. For a rule
set with n rules and with ten pipeline stages for each ten header bits, StrideBV
needs to store 10 · 210 bit vectors with n bits each. Vivado distributes the required
10 · 210 · n bits over multiple BRAMs, which can also have different capacities, as
shown in the plot.
15.5 Evaluation 185
Fig. 15.10: Average power consumption for the generated MPFC matchers, shown next
to the exact power consumption of TCAM and StrideBV matchers of the
same size.
Figure 15.10 shows Vivado’s estimation for the power consumption of the different
matchers. Again, we observe that the specialized MPFC circuits dissipate about
on order of magnitude less power than the generic matchers. This is expected due
to the significantly smaller hardware resource footprint of the partially evaluated
matchers.
Finally, we take at the look at the MPFC circuit generation and build time, which is
illustrated in Figure 15.11. The plot shows that the generation of the VHDL circuit
representation can be executed within few milliseconds, due to the linear time
circuit construction approach. However, the plot also exhibits the main drawback
of the MPFC approach: namely the required circuit implementation, which may
require several minutes for the standalone matching circuitry. In a complete FPGA
design with many other components, such as I/O modules or queues, building
the entire design can take several hours [2]. This property clearly shows that
the MPFC approach is not well suited for dynamic environments, in which the
implemented rule set often changes, such as SDNs [73]. Instead, relatively static
setups, such as slowly changing perimeter firewall configurations, are better suited
for an MPFC-based classification system.
15.5.3 Impact of Shared Checks
In Section 15.1, we argued that MPFC matching circuits are not only smaller
than generic matchers due to the missing configuration memories, but can also
take advantages of shared checks within the implemented rule set: if a specific
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Fig. 15.11: Average build time for the generated MPFC matchers of different sizes,
without priority encoder and value ROM. The entire build time is the sum of
the circuit generation and Vivado times.
geometric check is specified by more than one rule, it should not have to be
implemented more than once. Instead, since such checks are effectively common
subexpressions [47] within the logic function upon which the specialized matcher
is based, it should be possible to eliminate duplicated checks during the logic
optimization step. In order to verify this assumption, we conduct an experiment
in which the used rule sets specify p percent of shared checks and 100− p percent
of unique checks per matching dimension. To this end, we generate random rule
sets of size n with a custom Python script as follows: first, for every dimension j
(except for the transport layer protocol),
u :=
⎧⎨⎩1 , if p = 100n·(100−p)
100 , otherwise
(15.16)
unique checks are generated. Then, s := n− u shared checks are drawn from the
set of the unique checks. These n = s+ u checks are randomly distributed over
the jth dimension of the generated rule set. Due to the small cardinality of the set
of possible values, we always randomly choose between UDP and TCP for each
rule in case of the transport layer protocol dimension. Subsequently, we use the
previously described build process to translate and implement the corresponding
MPFC matchers.
Figure 15.12 shows the average number of used LUTs for the generated matchers.
The figure reveals that LUT usage decreases with an increasing number of shared
checks, which can be explained by the smaller logic functions required to imple-
ment rule sets with many shared checks. In the extreme case of 100% of shared
15.5 Evaluation 187
Fig. 15.12: Average LUT usage of the generated MPFC matchers, depending on the
number of shared checks per dimension.
Fig. 15.13: Average power consumption for the generated MPFC matchers, depending
on the number of shared checks per dimension.
checks, the rule set effectively consists of a single rule, which is the reason why,
for all rule set sizes, LUT usage is nearly equal.
When comparing the results of Figure 15.12 to those shown in Figure 15.7, it can
be seen that the LUT usage is significantly higher for the randomly generated rule
sets. This is explained by the range tests used for source and destination port
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Fig. 15.14: Average FF usage of the generated MPFC matchers, depending on the
number of shared checks per dimension.
ranges. In the randomly generated rule sets, we randomly choose the intervals
used for each source and destination port range test from the set
{(a, b) |a, b ∈ {0, . . . , 216 − 1}, b ≥ a}. (15.17)
with equal probability. In contrast, the port ranges specified by the ClassBench
rule sets are most often either wildcards or equality checks, which are simpler to
implement. However, while the MPFC circuits can still natively implement these
port ranges, both the TCAM and StrideBV techniques struggle with such rule sets,
as they require the entire rule set to be in prefix format, which can lead to huge
expansion factors [45, 114], as explained in Section 15.1.
Corresponding to the shrinking size of LUTs with an increasing number of shared
checks, we can also observe a smaller power consumption in Figure 15.13. This
does not surprise, since the generated circuits’ power dissipation is of course
dependant on the number of LUTs the circuits are comprised of.
In contrast to LUT usage and power consumption, the number of FFs does not
decrease with an increasing number of shared checks, with the exception of the
extreme case p = 100. Although the synthesis tool is able to significantly reduce
the size of the combinational matcher, it still has to generate the complete match
vector, as no redundant rules are detected. In the case of p = 100, the situation is
different: here, every rule with the exception of the first rule is redundant and
can therefore be eliminated.
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15.5.4 Optimality Study
In our final experiment, we are interested in the optimality of the synthesized
MPFC circuits with respect to the redundancy of entire rules within the specified
input rule set. The previous Section 15.5.3 already shows that in the trivial case in
which the entire rule set consists of copies of the first rule, the logic optimization
performed during synthesis can take advantage and eliminate all rules except
for the first. However, we already saw in Section 9.2 that there are more subtle
possibilities for a rule to be redundant, for example if it is covered by the union
of multiple more highly prioritized rules or if it is downward redundant. This
raises the question whether the logic synthesis can benefit from prior rule set
reduction step, which shortens the rule set before it is fed into the hardbit and
Vivado tools.
To answer this question, we use the in Section 9.2 introduced CRR approach [84]
by Liu and Gouda in order to remove all redundant rules from the ClassBench rule
sets before they are synthesized to MPFC matchers. Subsequently, we translate the
original rule sets as well as their CRR-optimized counterparts in order to examine
the performance characteristics of the resulting matching circuits.
Figures 15.15, 15.16, and 15.17 show the LUT and FF usage as well as the power
consumption of the generated circuits. The figures clearly reveal that the synthesis
results of the original circuits is not optimal: the CRR-optimized circuits are
significantly smaller in terms of LUTs and FFs and consequently consume less
Fig. 15.15: Average LUT usage for the generated MPFC matchers for plain and
CRR-optimized rule sets with two actions. The average rule set sizes (with
95% confidence intervals) used for MPFC circuit generation in case of the
CRR-optimized rule sets are shown at the bar bottoms.
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Fig. 15.16: Average FF usage of the generated MPFC matchers for plain and
CRR-optimized rule sets with two actions. The average rule set sizes (with
95% confidence intervals) used for MPFC circuit generation in case of the
CRR-optimized rule sets are shown at the bar bottoms.
Fig. 15.17: Average power consumption of the generated MPFC matchers for plain and
CRR-optimized rule sets with two actions. The average rule set sizes (with
95% confidence intervals) used for MPFC circuit generation in case of the
CRR-optimized rule sets are shown at the bar bottoms.
power. From a theoretical point of view, the synthesis tool should be able to
detect such redundancies, as the entire information of the rule set, including
the actions, is integrated into the MPFC circuit. However, in contrast to the CRR
algorithm, logic minimizers typically rely on heuristics [154] which may generate
suboptimal results. While this approach is a valid approach for a general synthesis
tool such as Vivado, our evaluation results demonstrate that additional optimal
15.5 Evaluation 191
domain specific techniques, such as CRR, can significantly improve the quality of
the resulting circuitry.
15.6 Limitations
In comparison to generic hardware-based classification techniques such as TCAMs
or StrideBV, the rule set specialized MPFC matchers provide the same throughput
at significantly lower hardware resource footprint and power dissipation, as
demonstrated in our evaluation. However, our experiments also exhibit that these
advantages do not come without a cost, namely the time it takes to build such
a circuit. While generic matchers can be quickly configured or updated during
system runtime by simply re-writing their configuration memories, MPFC circuits
require a costly re-implementation for every change in the implemented rule
set. As such, the MPFC approach cannot be used in environments with frequent
rule set changes, such as programmatically updated SDNs [73] or core routing
tables [75]. Instead, MPFC is better suited for environments with infrequent
changes, such as static perimeter firewalls.
Due to the fact that today’s FPGAs allow circuit on-the-fly circuit replacements at
runtime via partial reconfiguration [89], it is possible to perform rule set updates
at runtime, without the need to power down the FPGA, as we demonstrated in [8,
9] at the example of partially evaluated forwarding tables. However, this still
leaves us with long delays until a new MPFC circuit is available after a rule set
update. Therefore, the standalone MPFC approach, as presented in this chapter,
should not be considered a practical solution for typical packet filtering use cases
which may require quick dynamic updates. Instead, it paves the ground for
a hybrid classification system which supports incremental updates while being
able to implement stable rules in a highly efficient way, which we present in
Chapter 16.
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16Hybrid FPGA-based
Classification
Up to this point, we have discussed two different kinds of matching circuit ap-
proaches suitable for FPGA implementation: generic techniques, on the one hand,
rely on configuration memories that store the search data structure that must
be fed into corresponding generic match units in order to classify an incoming
packet header. Examples for these kind of approaches, such as TCAMs [66, 93]
or StrideBV [56], are presented in Chapter 14. Generic matchers can quickly be
configured for a specific rule set at system runtime by re-populating their config-
uration memories with the corresponding data structure. However, due to their
generic nature, these circuits’ hardware resource footprints are comparatively
large, as shown in Section 15.4 and Section 15.5. On the other hand, we intro-
duced the MPFC approach in Chapter 15, which generates specialized matching
circuitry for a specified rule set. Without any runtime-configurable RAMs, the
corresponding busses, and heavily optimized combinational classification logic,
MPFC matchers require orders of magnitudes fewer hardware resources than
their generic counterparts. However, MPFC circuits suffer from high configuration
latencies, which arise every time the implemented rule set is changed even by a
single bit.
With these two diametrically opposed approaches at hand, we introduce the
Hybrid Classification Circuit with Action Consolidation (Consul) technique, which
aims to combine the advantages from both worlds in a single classification pipeline.
A Consul system consists of four main components: the first component is an
MPFC matcher, which is used to implement stable rules that only change seldom.
Second, the specialized matcher’s output, alongside the packet header information,
is fed into a generic matching circuit, which executes an independent packet
classification and pipelines the matching result of the MPFC matcher. The generic
matcher is intended to be used for quick rule insertions or modifications at
runtime, which cannot be carried out by a standalone MPFC circuit. Finally, a
consolidation unit is used to determine which of the two match results takes
precedence. Moreover, we augment the MPFC matcher with a vector-based rule
negation circuit, which allows us to dynamically disable rules embodied by the
MPFC matcher.
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Using these components in a pipelined fashion, Consul implements a flexible line
speed matcher that can implement rules in a highly compact and optimized way
as well as provide means for dynamic rule insertions, deletions, or modifications,
as described in the remainder of this chapter. Moreover, Consul provides the
flexibility to be configured for different use cases, as the size capacity of the
two matchers can be chosen freely (of course, as long as they stay within the
boundaries of the underlying FPGA implementation platform).
The remainder of this chapter is structured as follows: first, we introduce the
rule set partitioning in Section 16.1, which is used to distribute a rule set over
the different matching engines in the Consul pipeline, which is subsequently
described in Section 16.2. Next, we focus on Consul’s rule set update capabilities
in Section 16.3. Thereafter, we review Consul’s performance characteristics in
Section 16.4 and evaluate our proposed approach in Section 16.5. Finally, we
conclude this chapter by discussing Consul’s limitations in Section 16.6.
16.1 Rule Set Partitioning
The main purpose of Consul’s hybrid classification circuit is to provide an efficient
implementation platform for two different kinds of rules, namely static rules
and dynamic rules. We consider static rules to remain active and constant over
a longer period of time, such that the effort of compiling a highly optimized
circuit representation of them using the MPFC approach can be justified. Typical
examples for static rules are static access control entries in a perimeter firewall,
permanent forwarding entries, or default policies in a packet filter or router. On
the other hand, dynamic rules are considered to be short-lived entries in a rule
set which are only required temporarily, e. g., in order to rapidly react to threads
such as Denial of Service (DOS) attacks [100]. Another use case for dynamic
rules are candidates for static rules that must quickly be implemented within the
classification engine until the next MPFC rebuild. Consul implements static rules
using a specialized MPFC matcher MMPFC, while dynamic rules are handled by
a generic matcher Mgen, e. g., a TCAM or a StrideBV matcher, as described in
Chapter 14.
As such, any given rule set R that is to be implemented within a Consul classi-
fication engine must be partitioned into two sub rule sets RMPFC and Rgen with
RMPFC = ⟨RMPFC1 , . . . , RMPFC|RMPFC|⟩ (16.1)
and
Rgen = ⟨Rgen1 , . . . , Rgen|Rgen|⟩. (16.2)
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For each sub rule set type T in {MPFC, gen}, we define a function
πT : {1, . . . , |RT |} → {1, . . . , |R|} (16.3)
that maps the index i of a rule RTi ∈ RT to the index j of the corresponding rule
Rj ∈ R. Of course, each rule in R is either static or dynamic, and therefore we
require
Im πMPFC ∩ Im πgen = ∅ (16.4)
and
Im πMPFC ∪ Im πgen = {1, . . . , |R|}. (16.5)
Furthermore, it is important that the partitioning is stable with respect to rule pri-
oritization in order to maintain the original rule setR’s matching semantics within
the Consul classification pipeline. Accordingly, the relative ordering between two
rules RTi and R
T
j in R
T must be the same as the ordering of the corresponding
rules RπT (i) and RπT (j) in R, and thus,
i < j ⇒ πT (i) < πT (j). (16.6)
Figure 16.1 illustrates the Consul rule set partitioning as well as the functions
πT .
Having introduced the rule set partitioning scheme required by the Consul ap-
proach as well as the index mapping functions πT , we now move onward to the
circuit structure of the hybrid classification system.
16.2 Hybrid Matching Pipeline
In this section, we dive into the details of Consul’s classification operation. We
begin by depicting the circuit structure of the packet processing pipeline used
by a Consul system, which is illustrated in Figure 16.2. The figure shows ten
distinct functional pipeline components I.1 to IV.2, in addition to a packet First
In - First Out Memory (FIFO) that is used to store network packets while their
headers are being classified. These components are grouped into four main
categories, namely packet preprocessing (I), packet classification using MPFC
(II), packet classification using a generic matcher (III), and finally the packet
postprocessing (IV). While packet pre- and postprocessing are common to most
packet classification systems and shown only for reference purposes, the main
ingredients of the Consul system are the classification stages II and III.
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Fig. 16.1: Sketch of the rule set partitioning of the complete rule set R into the sub rule
sets RMPFC and Rgen. Static and dynamic rules are colored in green and red,
respectively.
When a packet p enters the processing pipeline, the header parser (I.1) extracts
the packet header hp, which is required by the subsequent pipeline stages in
order to perform the classification operations. At the same time, the packet p is
enqueued into the packet FIFO, until its fate has been decided by the classification
pipeline. Next, the packet header hp is classified by the MPFC matcherMMPFC in
Step (II.1), as described in Chapter 15. In contrast to the plain MPFC approach,
Consul adds a small runtime-programmable element, the negation vector (Step
II.2), to the matcher, which is used to dynamically dis- and enable rules. Note
thatMMPFC exclusively implements the rules within the sub rule set RMPFC. We
refer to the matching index computed byMMPFC in Step II.3 by i∗MPFC, with
i∗MPFC ∈ {1, . . . , |RMPFC|} ∪ {iϵ}. (16.7)
Here, the index iϵ stands for an invalid index, if none of the rules in RMPFC
matches the packet header hp. Accordingly, we refer to the corresponding action
looked up by the MPFC matcher in Step II.4 by aMPFC.
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Fig. 16.2: Illustration of the packet processing pipeline used in a Consul system. The
different processing steps I.1 to IV.1 are grouped into coherent blocks I to IV.
The groups I and IV are common functionalities and shown for reference
purposes, while the groups II and III are specific to the Consul approach.
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Up to this point, the packet p has been completely classified with respect to
the sub rule set RMPFC. Due to the fact that the generic matcher Mgen could
implement more highly prioritized matching rules within the sub rule set Rgen,
a second classification must take place in Step III. This second classification is
executed using a generic runtime-configurable matcher Mgen, which utilizes a
corresponding search data structure for the sub rule set Rgen. Analogously to
MMPFC,Mgen computes the index i∗gen of the most highly prioritized matching rule
in Rgen as well as the corresponding action agen in Steps III.1, III.2, and III.3.
At this point, however, the Consul pipeline must prioritize one of the two clas-
sification results produced by the two independent matchers MMPFC and Mgen,
which must happen in accordance with the semantics of the original rule set R.
Therefore, the action lookup module in Step III.3 is not only used to look up the
action agen, but also a consolidation index χi∗gen . The consolidation index χi∗gen is
used to decide which of the two matching results takes precedence if the situation
occurs that both matchers have found a valid matching rule, i. e., i∗MPFC ̸= iϵ and
i∗gen ̸= iϵ. More precisely, for any rule Rgeni ∈ Rgen, the consolidation index χi
depicts the index of the most highly prioritized static rule RMPFCχi ∈ RMPFC that has
a lower priority than Rgeni with respect to the complete rule set R. We describe
this circumstance by defining, for a given dynamic rule Rgeni , the set Xi of all
indices of less highly prioritized static rules than Rgeni with respect to R using
Xi :=
{︂
j
⃓⃓⃓
RMPFCj ∈ RMPFC with πMPFC(j) > πgen(i)
}︂
. (16.8)
Note that the indices in Xi refer to the rule indices in RMPFC.
Using Xi, we now define the consolidation index χi with
χi :=
⎧⎨⎩min(Xi) , if Xi ̸= ∅|RMPFC|+ 1⏞ ⏟⏟ ⏞
(there is no less highly prioritized static rule in R)
, otherwise.
(16.9)
For each dynamic rule Rgeni , we store the precomputed consolidation index χi
alongside the rule’s action aπ
gen(i) in the action lookup module used in Step III.3.
Finally, the action consolidation module uses the matching indices i∗MPFC and i
∗
gen
as well as the consolidation index χi∗gen in order to compute a global match result
a∗ in Step III.4. To this end, the module needs to distinguish between four cases,
as depicted in Algorithm 16.1. Three of the four cases are trivial in the sense that
there is at most one match result, namely if no matcher or at most one matcher
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1 function CONSOLIDATION(i∗MPFC, i
∗
gen, χi∗gen , a
π(i∗MPFC), aπ(i
∗
gen))
2 if (i∗MPFC = iϵ) ∧ (i∗gen = iϵ) then
3 a∗ ← ϵ
4 else if (i∗MPFC ̸= iϵ) ∧ (i∗gen = iϵ) then
5 a∗ ← aπ(i∗MPFC)
6 else if (i∗MPFC = iϵ) ∧ (i∗gen ̸= iϵ) then
7 a∗ ← aπ(i∗gen)
8 else
9 if i∗MPFC < χi∗gen then
10 a∗ ← aπ(i∗MPFC)
11 else
12 a∗ ← aπ(i∗gen)
13 return a∗
Algorithm 16.1: Action consolidation decision logic.
Nr. / Name in Name in Consolidation
Priority Field F1 Field F2 Action RMPFC Rgen index χ
R1 [ 5, 6] [ 1, 10] a1 — Rgen1 1
R2 [ 2, 7] [ 0, 13] a2 — Rgen2 1
R3 [14, 14] [ 0, 1] a3 RMPFC1 — —
R4 [ 0, 15] [10, 10] a4 RMPFC2 — —
R5 [14, 15] [ 0, 0] a5 — Rgen3 3
R6 [ 0, 15] [ 0, 15] a6 RMPFC3 — —
Tab. 16.1: A two-dimensional example rule set R over H = [0, 15]2, partitioned into the
sub rule sets RMPFC and Rgen for use within Consul.
finds a valid match result. In the case that two valid match results are available,
the consolidation unit checks whether
i∗MPFC < χi∗gen (16.10)
holds. If Condition 16.10 evaluates to true, then the rule found byMMPFC must
be more highly prioritized than the rule found byMgen, because χi∗gen refers to the
index (in RMPFC) of the most highly prioritized static rule that has a lower priority
than Rgeni∗gen . Note that in the special case that χi∗gen = |RMPFC|+ 1, Condition 16.10
will always evaluate to true, which is correct since Rgeni∗gen is less highly prioritized
than any static rule. On the other hand, if Condition 16.10 does not hold, we
know that rule RMPFCi∗MPFC can at most be as highly prioritized as rule R
MPFC
χ(i∗gen), which
has a lower priority than Rgeni∗gen by definition of χ.
Finally, Step IV.1 in Figure 16.2 represents the application of the computed action
a∗ onto the corresponding packet p in the packet FIFO. If, for example, a∗ specifies
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a DROP action, p will be discarded at this point, i. e., it will be read entirely from
the FIFO, without forwarding it to a network transceiver. Due to the fact that
the MPFC circuit can provide a new classification result with each clock cycle,
the throughput of the Consul pipeline is only restricted to the throughput of the
utilized generic matcher. When equipped with one of the previously described
generic TCAM [93] and StrideBV [56] approaches, Consul is therefore also able
to produce one classification per clock cycle.
We finish this section with a small example with for the Consul pipeline’s classifi-
cation operation, using the rule set R shown in Table 16.1. If we consider a packet
p1 with the two-dimensional header hp1 = (14, 0), the matcher MMPFC for the
static rule set will compute RMPFC1 (= R3) as the most highly prioritized matching
rule, while Mgen will instead compute the result R
gen
3 (= R5). As both matchers
have found a valid result, the matching index i∗MPFC = 1 is compared to the con-
solidation index χi∗gen = χ3 = 3. Because 1 < 3, we know that the matching rule
RMPFC1 computed byMMPFC is more highly prioritized than the matching rule R
gen
3
computed by Mgen. In contrast, for the packet p2 with the header hp2 = (15, 0),
the Consul pipeline will compute the matching rules RMPFC3 and R
gen
3 , respectively.
In this case, however, the comparison i∗MPFC = 3 < 3 = χi∗gen = χ3 yields false,
which leads to the selection of Rgen3 (= R5) as the most highly prioritized matching
rule.
16.3 Rule Set Updates
Having discussed the Consul classification algorithm in the previous section,
we now address updates on the implemented rule set R. Since Consul is a
hybrid classification system consisting of a static MPFC matcher as well as a
generic matcher with runtime update capabilities, many update operations can
be executed in about the same time a purely generic classification system can be
updated, because Consul update operations can be reduced to those utilized for
generic matchers. However, operations that require a rebuild of the specialized
MPFC circuit, still require a significant amount of time. In this section, we
specifically focus on rule insertion and rule deletion operations, as they represent
the minimal set of primitives in order to execute arbitrary rule set changes, when
composed accordingly. For the remainder of this section, we use the rule set
R = ⟨R1, . . . , Rn⟩ as our vantage point.
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16.3.1 Rule Insertions
The insertion of a rule Ri, i ∈ {1, . . . , n+ 1}, into the rule set R results in a new
rule set R′ of size n+ 1 with
R′ = ⟨R1, . . . , Ri−1, Ri, Ri+1, . . . , Rn⟩. (16.11)
This operation is supported by Consul by marking Ri as a dynamic rule, in which
case it will be added to the search data structure used by the generic matcherMgen.
Due to the consolidation index mechanic described in the previous section, Consul
supports the full insertion index range {1, . . . , n+ 1}. In case the generic matcher
Mgen used in the Consul pipeline provides support for incremental updates, Consul
rule insertions inherit this feature, because neither static nor other dynamic rules
need to be adjusted. Once the updated data structure has been computed, it can
be written to Mgen’s configuration memories, which are often implemented as
register banks or RAMs [56, 68, 93, 109].
Of course, dynamic rule insertions are limited by the storage capabilities of the
generic matcherMgen: if no further configuration space is available, at least one
rule from the dynamic sub rule set Rgen must be either deleted or moved to the
static sub rule set RMPFC, which is implemented significantly more efficiently by
MMPFC. Here, a possible strategy is to select highly frequented rules in Rgen that
have remained active and constant for longer time periods, in an effort to exploit
the “elephants and mice” phenomenon [103]. Although such rule migrations to
RMPFC are expensive due to the required MPFC rebuild process, this process can
still be executed at runtime due by exploiting the FPGA’s partial reconfiguration
capabilities [8].
16.3.2 Rule Deletions
Deleting a rule Ri from the rule set R is handled in one of two ways by Consul,
which depends on whether Ri is a static or a dynamic rule, i. e., if i ∈ Im πMPFC
or i ∈ Im πgen, respectively. If Ri is a dynamic rule, then it is implemented in the
search data structure stored in the configuration memories ofMgen, in which case
it can be removed by adapting the memories’ contents. Depending on the specific
generic matcher, this operation may be incremental in nature, or may require a
complete data structure re-computation.
On the other hand, if Ri is a static rule, it cannot be removed from MMPFC as
it is a fixed component of the circuitry. However, in order to still quickly carry
out the deletion semantics, Consul uses a slight augmentation of the original
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Fig. 16.3: Schematic of the negation vector circuit, which is used to disable rules within
the utilized MPFC matcher.
MPFC circuitry by adding a pipelined negation vector component, as sketched in
Figure 16.3. The negation vector is used to AND a runtime configurable mask V -
onto the match vector V computed by the MPFC matcher to create a reduced match
vector V ′. As such, it is possible to disable any static rule RMPFCi by setting the
corresponding bit V ′ [i] in V ′ to zero. Subsequently, V ′, instead of V , is fed into
the priority encoder in order to compute the index of the most highly prioritized
matching static rule that is enabled. Therefore, any rule in RMPFC can quickly be
dis- and enabled at runtime with a single write operation.
16.4 Performance Characteristics
In this section we summarize the performance and resource requirements of the
proposed Consul approach in terms of processing latency, FFs, and combinational
operations. As Consul is a hybrid classification approach which linearly arranges
an optimized generic matcher MMPFC and a generic matcher Mgen in a pipeline
structure, Consul’s processing latency equals the sum of the individual matchers’
processing latencies, plus two additional cycles for the negation vector and action
consolidation steps. It should be noted, though, that it is also possible to arrange
the two matchers in parallel in order to reduce the latency. However, such a
parallel matcher layout could result in a lower achievable clock frequency, as more
combinational logic is packed in fewer pipeline stages.
202 Chapter 16 Hybrid FPGA-based Classification
The number of required configuration FFs is the sum of the number of bits
|RMPFC| in the negation vector and the number of configuration FFs used by the
generic matcherMgen. Although the original MPFC approach does not require any
configuration FFs at all, we argue that one bit per optimized rule can be justified
by the potential large performance gain in the case of rule deletions. Furthermore,
when considering the TCAM and StrideBV matchers, this sum is clearly dominated
by the required amount of generic configuration bits even for moderate choices of
|Rgen|.
The combinational operations that must be carried out during a classification
operation in the Consul pipeline consist of the operations of both utilized matchers
plus the operations executed in the negation vector and action consolidation
modules. The number of actual matching operations can be represented as
a linear combination between the products of the sub rule set sizes with the
operations requirements of the corresponding matcher.
When it comes to support for range and negated checks, Consul inherits the
native implementation support from MPFC for each rule implemented in RMPFC.
However, rules that are to be implemented byMgen potentially need to be range-
expanded, if the used generic matcher does not inherently support range or
negated checks. Consul’s support for range and negated checks, as well as the
previously discussed performance characteristics, are summarized in Table 16.2,
in comparison to related work.
16.5 Evaluation
We evaluate the Consul approach by inspecting the same hardware performance
indicators we already used for our MPFC circuit evaluation in Section 15.5, namely
the circuit size in terms of LUTs and FFs as well as the circuit power consumption.
Moreover, we investigate the time required to create the search data structures,
i. e., the contents of the configuration memories, of the utilized generic TCAM
and StrideBV matchers used within the Consul pipeline.
16.5.1 Experiment Setup
The utilized hardware of the evaluation setup is identical to the setup described
in Section 15.5, in which we target a Virtex 7 xc7vx690tffg1761-2 FPGA with
our designs, with the packet processing pipeline clocked at 180MHz. Our build
machine, which runs a Fedora 20 Linux operating system, is equipped with an
Intel Xeon E3-1270 CPU clocked at 3.50GHz as well as 16GB RAM. Again, we
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Latency Configuration Combinational Supports Supports
Approach
in cycles flip-flops operations range checks negated checks
Related work
StrideBV [56]
⌈︁
d·w
s
⌉︁
2s ·
⌈︁
d·w
s
⌉︁
· n
(︁⌈︁
d·w
s
⌉︁
− 1
)︁
n-bit ANDs no no
n · (d · w)-bit eq. tests
TCAM [66, 93] 1 2 · d · w · n
2 · n (d · w)-bit ANDs
no no
O (d · n) O (w)-bit eq. tests
MPFC [Chp. 15] 1 0
O (n) O (d)-bit ANDs
yes yes
Proposed approach
2 + latMPFC ffsRgen opsRMPFC , opsRgen , 1 comp., in inConsul
+ latgen + |RMPFC| |RMPFC|-bit AND, 1 mux RMPFC RMPFC
n: number of rules d: number of fields w: bits per field s: stride width
RT : sub rule set implemented in approach T
latT : latency of approach T
ffsRT : number of configuration flip-flops in approach T when configured for rule set R
T
opsRT : combinational operations in approach T when configured for rule set R
T
Tab. 16.2: Consul performance characteristics, in comparison to related work (without
priority encoder and action lookup).
use the self-written C++ tool hardbit in order to generate the entire Consul
pipeline, which are the steps II and III in Figure 16.2. The packet preprocessing
(Step I) and postprocessing (Step IV) are not included in the hardbit generation
and the evaluation.
In order to evaluate the hardware resource footprint of the Consul pipeline, we
use the benchmark generator ClassBench [132] to create ten different rule sets
RMPFCi,n for every rule set size n ∈ {1, 100, 200, . . . , 1000}. These rule sets are used
for the implementation of the specialized matcherMMPFC (due to implementation
details,MMPFC must at least implement one rule). Also, for each rule set size n,
we use ClassBench to generate ten rule sets Rgeni,1000−n of size 1000− n to be used
for the configuration of the generic matcherMgen. Subsequently, for each n, we
generate ten Consul pipelines Pi,n, whose specialized matcherMMPFC implements
RMPFCi,n and whose generic matcherMgen has a capacity for 1000− n rules. Finally,
we use Xilinx’ Vivado 2015.1 to synthesize, place, and route the Pi,n designs
and to extract the abovementioned hardware performance indicators from the
implementation results.
To determine the time to create the search data structures for TCAM and StrideBV
matchers that correspond to the rule sets Rgeni,1000−n, we use a self-written C++
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tool called softbit, which is the counterpart tool to hardbit. Both tools are com-
piled using the g++ 4.8.3 compiler with the compile flags -O0 -Wall -Werror
-pedantic-errors -Wextra -std=c++0x -pthread.
All data points shown in the following plots represent averaged results over ten
evaluation runs, together with the corresponding 95% confidence intervals. Each
evaluation run is executed on the above described build machine. We used the
same 100 bit header as described in Section 15.5, and configured each StrideBV
matcher width a stride width of ten bits.
16.5.2 Hardware Resource Footprint
Consul’s hardware resource footprint in terms of LUTs and FFs is shown in Fig-
ure 16.4 and Figure 16.5, respectively. As expected, the figures demonstrate that
the circuit size rises with an increasing capacity of the generic matcher. Since the
Consul pipeline represents a linear combination of a specialized and a generic
matcher, we observe a linear change in the circuit size when the capacities ofMgen
andMMPFC are modified. The figures also clearly illustrate the cost of runtime up-
dateable matching circuitry: when switching from 1000 MPFC rules to 700 MPFC
rules (thereby gaining a generic capacity of 300 rules), the LUT requirements
already rise by factors of 7.8×/2.1× for TCAM/StrideBV configurations, respec-
tively. In the case of FFs, these factors are 13.4×/1.8×. When further increasing
the size of the generic matcher to 700 rules, e. g., for use in a more dynamic
environment, these factors increase to 16.9×/3.3× for LUTs and 29.8×/2.4× for
FFs. Note that in the case of StrideBV, also further BRAM resources are required
in order to store the bit vector search data structure.
Fig. 16.4: Average LUT usage of the Consul pipeline with 1,000 rules.
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Fig. 16.5: Average FF usage of the Consul pipeline with 1,000 rules.
Fig. 16.6: Average power consumption of the Consul pipeline with 1,000 rules.
Figure 16.6 exhibits an analogous behaviour for the circuits’ power consumption:
as the circuit size grows, so does the corresponding power consumption.
16.5.3 Search Data Structure Computation
One of the main motivations for the Consul matcher is the ability to perform quick
on-the-fly rule set updates at runtime, without the need for costly circuit synthesis
runs. As such, in our second experiment, we investigate the amount of time
required to compute the configuration memory contents of the utilized TCAM
and StrideBV matchers for the generated test rule sets Rgeni,1000−n. To this end, we
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Fig. 16.7: Average softbit computation times for the search data structures utilized by
the configuration memories of TCAM and StrideBV matchers.
measure the execution times of softbit to compute the complete search data
structure for the TCAM and StrideBV matchers, which are shown in Figure 16.7.
It can be seen that, for both the TCAM and StrideBV matchers, the average search
data structure creation time is well below one second for every regarded rule
set size. Due to its simplicity, the TCAM contents are computed significantly
faster than the StrideBV bit vectors, which makes the TCAM more amenable to
dynamic and even incremental rule set updates. For its generic matcher Mgen,
the Consul pipeline inherits these quick update capabilities and is thus able to
quickly implement urgent rule set updates, either through insertions inMgen or
by disabling rules inMMPFC by using the negation vector circuit. Of course, these
updates also have to be written from the host system to the FPGA, which can
be quickly executed by, e. g., Peripheral Component Interconnect Express (PCIe)
burst transfers [182].
16.6 Limitations
The Consul approach is designed to alleviate the main issue of rule set specialized
circuitry, namely the long rule set update durations. As discussed in Section 16.3,
most update scenarios can be handled by using either the generic matcherMgen or
the negation vector module, which can both quickly be configured at system run
time. Despite this fact, situations where the specialized matcherMMPFC has to be
rebuilt will still occur, and a classification system using the Consul pipeline must
be able to handle them appropriately. One way to deal with such circuit rebuilds
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would be to periodically schedule rebuilds on the host system in advance, when a
certain load factor on the generic matcher is exceeded. This, in combination with
a software- or FPGA-based classification fallback engine [9] that becomes active
during the actual (partial) reconfiguration, would be a way to completely avoid
situations at which the classification system is offline.
Another drawback a Consul system can suffer from is the fact that the generic
matcher may not provide the same efficient rule representation capabilities as the
specialized MPFC matcher, for example with respect to range or negated checks.
Although it is possible to implement such rules in the generic matcher by using
expansion techniques, this can lead to an inefficient rule representation within
the configuration memories of the generic matcher [45].
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17Summary
Most existing hardware-based packet classification systems rely on generic match-
ing circuitry which relies on configuration memories to process in coming network
packets [56, 69, 109, 125]. In this chapter, we presented the fundamentally dif-
ferent approach MPFC, which exploits the inherent reconfigurability of FPGAs in
order to embed a specified rule set into the circuit structure itself. To this end, rule
sets are compiled into tailor-made matching circuits which only specify the exact
semantics of one particular rule set. As a result, the specialized MPFC circuits
are orders of magnitude more efficient in terms of hardware resource utilization
and power dissipation than generic matching circuits of corresponding size, while
maintaining the same throughput. In fact, the rule set specialized MPFC matchers
are able to close the often observed performance gap between ASICs and FPGAs
of one order of magnitude [37, 54], when assuming that ASICs are no suitable
implementation platforms for rule set specialized matching circuits.
Our evaluation results for rule sets up to 1,024 rules demonstrate that MPFC
circuits require up to 40× fewer LUTs than a TCAM and and up to 6× fewer
LUTs than a StrideBV matcher. In terms of FF usage, these numbers increase to
211× and 10×, respectively. Moreover, our results exhibit that MPFC matchers
inherently exploit check redundancy in the implemented rule set: the more often
certain checks are used in the same dimension, the more efficient the circuits are
optimized. Finally, we observed that additional rule set preprocessing can help
to optimize the generated circuit structure even further by employing an exact
rule set redundancy removal [84] before the circuit compilation. That way, we
can aid the general-purpose heuristic logic minimization process used within the
synthesis tool with domain-specific knowledge to generate equivalent, but smaller
matchers.
Furthermore, we presented two techniques in order to make the MPFC approach
scale for larger rule sets: tree-shaped and pipelined priority encoders and multi-
stage MPFC circuits. Using these techniques, it is possible to operate MPFC
circuits on a NetFPGA-SUME board for up to 5,000 rules at a clock frequency of
180MHz, and a data bus width of 512 bits, which results in a maximum achievable
throughput of 92.16Gbit/s while solving the Geometric Packet Classification
Problem [6] .
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However, we also identified the major drawback of the MPFC approach, namely
the long rule set implementation and update durations. There exist several
approaches to address this issue: using partial reconfiguration and a double-
buffered system, the matching circuit can be replaced at run time without the
need to shut down the device [8, 9]. Another possibility is to utilize a hardware-
software co-design, which can implement rule set updates in software, until circuit
re-synthesis has finished [3, 6].
A further option is to leverage a hybrid matching circuit in order to combine
the benefits of specialized and generic approaches, as presented in Chapter 16:
the Consul approach. A Consul classification system arranges a highly optimized
MPFC matcher and a generic matcher in a packet processing pipeline in order to
combine the benefits of these approaches: while the MPFC matcher requires a
low hardware resource footprint for static rules, the generic matcher provides the
capability to implement dynamic rule set changes at system run time. Furthermore,
Consul augments the specialized matcher with a run time programmable negation
vector structure, which can be used to dynamically en- and disable hardwired rules
at run time. Our evaluation results demonstrate that the additional adjustment
screw provided by Consul, namely the partitioning of the rule set into static and
dynamic sub rule sets, can be used to generate flexible classification systems
for either static or dynamic environments, that still require significantly fewer
hardware resources than a purely generic approach.
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18Conclusion
In this work, we discussed the old but still highly relevant packet classification
problem. We comprehensively reviewed existing approaches that belong to the
three major directions to address packet classification, namely generic classifica-
tion algorithms, rule set transformators, and hardware-assisted matchers. To each
of these three classes, we contributed novel approaches that are able to improve
upon certain key performance characteristics for classification systems, as detailed
comparisons with a vast range of related work confirmed. All introduced ideas in
this work are based on system specialization or hybrid techniques: while system
specialization allows for high performance gains when taking certain traits of the
underlying implementation platform into account, hybrid techniques combine the
best features of two diametrically opposed systems. Table 18.1 summarizes our
contributions alongside their specific traits and key features.
In the realm of classification algorithms, we contributed the (Aggregated) Jit
Vector Search and SFL approaches. (Aggregated) Jit Vector Search builds upon
the existing seminal (Aggregated) Bit Vector Search [31, 76], specializes the
search data structure implementation on the utilized rule set, and exploits SIMD
capabilities of the underlying CPU. As a result, (Aggregated) Jit Vector Search
reaches near-optimal classification performance, while maintaining scalability
with respect to rule set size. The SFL approach, on the other hand, is a hybrid
classification technique, which is able to maintain high updateability while still
utilizing the excellent classification performance of fast classification algorithms
with static search data structures. As we have demonstrated, SFL is able to achieve
superior classification and update rates in dynamic environments.
In order to improve the performance of practically used classification systems,
such as firewalls [165, 167, 168], we devised the RuleBender transformation
technique. The key idea behind RuleBender is to specialize rule sets on the
jump semantics of the underlying classification system by encoding decision tree
search data structures into the rule set itself, while maintaining its matching
semantics both with respect to geometric checks and a vast range of complex
checks. That way, existing systems that normally search the installed rule set
linearly are able to benefit from the significantly faster traversal of decision trees.
Furthermore, RuleBender can be turned into a hybrid transformator with even
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Specialization- Key
Approach Hybrid
based features
CLASSIFICATION ALGORITHMS
(Aggregated) Jit no yes ✓ close to optimal practical
Vector Search classification performance
✓ good scalability
SFL yes no ✓ high performance in
dynamic environments
✓ support for stateless complex checks
RULE SET TRANSFORMATION
RuleBender yes yes ✓ high performance increase
for systems with jump semantics
✓ supports vast range of complex checks
HARDWARE-CENTRIC APPROACHES
MPFC no yes ✓ line speed classification
✓ low hardware resource footprint
✓ exploits FPGA reconfigurability
✓ natively supports negated
and range checks
Consul yes yes ✓ line speed classification
✓ combines advantages of two
matchers with different traits
Tab. 18.1: Techniques introduced in this work alongside their specific traits, grouped by
packet classification approach classes.
better performance through the combination with existing minimization-based
transformators [71, 84]. We demonstrated that the application of RuleBender to
the existing iptables, nftables, and ipfw systems can improve the achievable
throughput by an order of magnitude.
With the MPFC and Consul matching pipelines, we presented techniques to solve
the Geometric Packet Classification Problem on FPGA platforms in order to achieve
line speed performance at a low hardware resource footprint. Due to MPFC’s
direct rule set to matching circuit translation, we measured an improvement of an
order of magnitude in terms of utilized implementation resources in comparison
with generic line speed matchers. As MPFC sacrifices updateability for highly
optimized specialized matchers, we proposed the follow-up technique Consul,
which combines the tailor-made MPFC matchers with an existing generic matcher.
We have shown that the hybrid Consul matchers combine the advantages of both
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approaches in form of still smaller resource requirements and the capability for
quick updates at runtime.
Many approaches we proposed in this work are inspired by already existing tech-
niques, which could be used to great effect when either combined or applied in a
slightly different context. For example, the RuleBender transformator combines
ideas that stem from decision tree classification algorithms as well as from existing
transformators and combines them with the control flow mechanism in practical
tools. The MPFC generator exploits the reconfiguration ability of FPGAs to gener-
ate partially evaluated matching circuits, that, again, can further be optimized
by the utilization of rule set transformation techniques. Finally, the proposed
hybrid Consul matching pipeline and SFL classification algorithm combine tech-
niques with diametrically opposed performance characteristics, which in both
cases results in responsive systems with high classification performance.
We conclude this work in the hope to have sown inspiration for future classifica-
tion systems: always remember great existing works, consider their strengths and
weaknesses, take a look at the underlying platform, and think outside of the box.
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